# **Runtime Instrumentation for Reactive Components**

# 2 Luca Aceto 🖂 🖸

- <sup>3</sup> Reykjavik University, Reykjavik, Iceland
- 4 Gran Sasso Science Institute, L'Aquila, Italy

# 5 Duncan Paul Attard 🖂 🗈

6 University of Glasgow, Glasgow, UK

# 7 Adrian Francalanza 🖂 💿

8 University of Malta, Msida, Malta

# 🦻 Anna Ingólfsdóttir 🖂 🗈

10 Reykjavik University, Reykjavik, Iceland

# **11** — Abstract

Reactive software calls for instrumentation methods that uphold the reactive attributes of systems. Runtime verification imposes another demand on the instrumentation, namely that the trace event sequences it reports to monitors are sound—that is, they reflect actual executions of the system under scrutiny. This paper presents RIARC, a novel decentralised instrumentation algorithm for outline monitors meeting these two demands. The asynchronous setting of reactive software complicates the instrumentation due to potential trace event loss or reordering. RIARC overcomes these challenges using a next-hop IP routing approach to rearrange and report events soundly to monitors.

RIARC is validated in two ways. We subject its corresponding implementation to rigorous systematic testing to confirm its correctness. In addition, we assess this implementation via extensive empirical experiments, subjecting it to large realistic workloads to ascertain its reactiveness. Our results show that RIARC optimises its memory and scheduler usage to maintain latency feasible for soft

- <sup>23</sup> real-time applications. We also compare RIARC to inline and centralised monitoring, revealing that
- it induces comparable latency to inline monitoring in moderate concurrency settings, where software performs long-running, computationally-intensive tasks, such as in Big Data stream processing.
- <sup>25</sup> performs long-running, computationally-intensive tasks, such as in Big Data stream processing.
- $_{26}$  2012 ACM Subject Classification Software and its engineering  $\rightarrow$  Software verification and validation
- 27 Keywords and phrases Runtime instrumentation, decentralised monitoring, reactive systems
- 28 Digital Object Identifier 10.4230/LIPIcs.CVIT.2016.23

29 Acknowledgements We thank the anonymous reviewers and the Artifact Evaluation Committee

30 for their constructive feedback. We thank Simon Fowler, Phil Trinder, and Keith Bugeja for their

comments on improving this paper. This work was supported by EPSRC grant EP/T014628/1
 (STARDUST).

# <sup>33</sup> **1** Introduction

Modern software is generally built in terms of concurrent components that execute without relying on a global clock or shared state [90]. Instead, components interact via non-blocking

<sup>36</sup> messaging, creating a loosely-coupled architecture known as a *reactive system* [8, 97], which:

- <sup>37</sup> responds in a timely manner (is *responsive*),
- <sup>38</sup> remains available in the face of failure (is *resilient*),
- <sup>39</sup> reacts to inputs from users or their environment (is *message-driven*), and
- <sup>40</sup> grows and shrinks to accommodate varying computational loads (is *elastic*).
- <sup>41</sup> The real-world behaviour of reactive systems is hard to understand statically, and *monitoring*
- <sup>42</sup> is used to inspect their operation at *runtime*, *e.g.* for debugging [114], security checking [63],
- <sup>43</sup> profiling [79], resource usage analysis [37], etc. This paper considers runtime verification (RV),
- an application of monitoring used to detect whether the *current* execution of a system under
- scrutiny (SuS) deviates from its correct behaviour [15, 74, 21]. A RV monitor is a sequence



### 23:2 Runtime Instrumentation for Reactive Components

- <sup>46</sup> recogniser [130, 104]: a state machine that incrementally analyses a *finite* fragment of the
- <sup>47</sup> runtime information exhibited by a SuS to reach an *irrevocable* verdict (see [6, 5] for details).
- Instrumentation lies at the core of runtime monitoring [73, 21, 65]. It is the mechanism
- <sup>49</sup> by which runtime information from a SuS is extracted and reported to monitors as a stream
- $_{50}$  of system events called a *trace*. Software is typically instrumented in one of two ways. Inline
- instrumentation, or *inlining*, modifies the SuS by injecting tracing instructions at specific
- <sup>52</sup> joinpoints, *e.g.* using AspectJ [93] or BCEL [54]. Outline instrumentation, or *outlining*, uses
- an external tracing infrastructure to gather events, *e.g.* LTTng [56] or OpenJ9 [59], thereby
- treating the SuS as a *black box*. A key requirement setting RV apart from monitoring, *e.g.*,
  telemetry [88] or profiling [128, 26], is that the instrumentation must report *sound traces*.
- **Definition 1** (Sound traces). A finite trace T is sound w.r.t. a system component P iff it is
- <sup>57</sup> 1. Complete. T contains all the events exhibited by P so far, and
- 58 2. Consistent. The event sequence in T reflects the order these occur locally at P.
- Traces that violate this soundness invariant are unfit for RV, as omitted, spurious, or out-of-sequence events incorrectly characterise the system behaviour, *nullifying* the verdicts that monitors flag [21, 52]. Reactive software imposes another requirement: that the instrumentation *safeguards* the responsive, resilient, message-driven, and elastic attributes of the SuS. This necessitates an instrumentation method that is itself *reactive*, such that it:
- <sup>64</sup> 1. does not hamper the SuS by inducing unfeasible runtime overhead (is responsive),
- <sup>65</sup> 2. permits monitors to fail independently of SuS components (is resilient),
- <sup>66</sup> **3.** reacts to trace events without blocking the SuS (is message-driven), and
- 4. grows and shrinks in proportion to the size of the SuS (is elastic).
- Limitations of current RV instrumentation methods State-of-the-art RV tools use in-68 strumentation methods that do not satisfy all of the conditions 1-4 above. This renders 69 them inapplicable to reactive software; see [65, Tables 3 and 4] for details. Many approaches, 70 including [24, 31, 49, 78, 113, 129, 134, 17], assume systems with a *fixed* architecture where 71 the number of components remains constant at runtime, failing to meet condition 4. Works 72 foregoing the assumption of a fixed system size, such as [45, 94, 61, 60, 25, 31, 71, 3], inline 73 the SuS with monitors *statically*. Inlining monitors pre-deployment inherently accommodates 74 systems that grow and shrink (condition 4) as a by-product of the embedded monitor code 75 that executes on the same thread of system components; see fig. 1a. This scheme, however, 76 has shortcomings that make it less suited to reactive software. Recent studies [21, 52] observe 77 that the lock-step execution of the SuS and monitors can impair the operation of the instru-78 mented system, e.g. slow runtime analyses manifest as high latencies [38], and faulty monitors 79 may break the system [72], which do not meet conditions 1 and 2 (e.g.  $M_Q$  in fig. 1a). Other 80 works [46, 14] argue that errors, such as deadlocks or component crashes, are hard to detect 81 since the monitoring logic shares the runtime thread of the affected component. Entwining 82 the execution of the SuS and monitors may also diminish the scalability, performance, and 83 resource usage efficiency of the monitored system because inlined monitor code cannot be run 84 on separate threads [11]. Lastly, inlining is *incompatible* with unmodifiable software, such as 85 closed-source components (e.g. R in figs. 1a-1c), making outlining the only alternative. 86

Outline instrumentation *can* address the limitations of inlining by isolating the SuS and its monitors (works [45, 38, 39] that view externalised monitors as 'outline' embed tracing code to extract events from the SuS, subjecting them to the cons of inlining). The latest survey on decentralised RV [74, Tables 1 and 2] establishes that outlining-based tools, *e.g.* [50, 16, 17, 75, 38, 39, 132, 66], are variations on *centralised* instrumentation. In this set-up,

#### Aceto et al.

events exhibited by SuS components are funnelled through a global trace buffer (e.g.  $\kappa_{\{P,Q,R\}}$ 

in fig. 1b) that a singleton monitor can analyse asynchronously, meeting condition 3. Yet, the

<sup>94</sup> central buffer introduces contention and sacrifices the scalability of the SuS [10], violating

<sup>95</sup> condition 4. Centralised architectures are prone to single point of failures (SPOFs) [97, 96]

<sup>96</sup> (violating condition 2), which is not ideal for monitoring medium-scale reactive systems.

**Contribution** We propose RIARC, a *decentralised* instrumentation algorithm for outline 97 monitors that overcomes the above shortcomings, fulfilling conditions 1-4. Outline monitors 98 minimise latency effects due to slow trace event analyses associated with inlining (meeting 99 condition 1). While RIARC does not handle monitor failure explicitly, it intrinsically enjoys a 100 modicum of partial failure by isolating the SuS and its decentralised monitor components 101 (meeting condition 2); e.g. monitors  $M_{\{P\}}$  and  $M_{\{Q,R\}}$  in fig. 1c. RIARC uses a tracing 102 infrastructure to obtain system events passively without modifying the SuS (meeting con-103 dition 3). The algorithm equips each isolated monitor with a *local* trace buffer, using it 104 to report events based on the SuS components a monitor is tasked to analyse (e.g. buffers 105  $\kappa_{\{P\}}$  and  $\kappa_{\{Q,R\}}$  in fig. 1c). RIARC reorganises its instrumentation set-up to reflect dynamic 106 changes in the SuS. It reacts to specific events in traces to instrument monitors for new 107 SuS components and to remove redundant monitors when it detects graceful or abnormal 108 component terminations. This enables RIARC to grow and shrink the verification set-up 109 on demand (meeting condition 4). Given the challenges in fulfilling the conditions 1-4, we 110 scope our work to settings where communication is reliable (*i.e.*, no message corruption, 111 duplication, and loss) [58] and Byzantine failures do not arise [99].

To the best of our knowledge, the approach RIARC advocates is novel. One reason why 113 outlining has never been adopted for decentralising monitors are the onerous conditions 1-4114 imposed by reactive software. Utilising non-invasive tracing makes our set-up necessarily asyn-115 chronous. At the same time, this complicates the instrumentation, which must ensure trace 116 soundness (def. 1), notwithstanding the inherent phenomena arising from the concurrent exe-117 cution of the SuS and monitors, e.g. trace event reordering and process crashes. Consequently, 118 the second reason is that the overhead incurred to uphold this invariant—in addition to 119 scaling the verification set-up as the SuS executes—is perceived as prohibitive when compared 120 to inlining. This opinion is often reinforced when the viability of outline instrumentation is 121 predicated on empirical criteria tied to monolithic, batch-style programs, that may not apply 122 to reactive software (e.g. percentage slowdown); e.g. see [100, 117, 116, 47, 46, 124, 30, 101]. 123 This paper shows how instrumenting outline monitors under conditions 1-4 can be 124 achieved using a decentralised approach that guarantees def. 1, and with overheads considered 125

<sup>126</sup> feasible for typical soft real-time reactive systems. Concretely, we:

127 128 (i) recall the benefits of the actor model of computation [85, 9] for building reactive systems and argue how our model of processes and tracers readily maps to that setting, sec. 2;

(ii) give a decentralised instrumentation algorithm for outline monitors, detailing how the reactive characteristics of the SuS can be preserved whilst ensuring def. 1, sec. 3;

(iii) show the implementability of our algorithm in an actor language and systematically
 validate the correctness of its corresponding implementation w.r.t. def. 1 by exhaustively
 inducing interleaved executions for a selection of instrumented systems, sec. 4;

(iv) back up the feasibility of the implemented algorithm via a comprehensive empirical
 study that uses various workload configurations surpassing the state of the art, showing
 that the induced overhead minimally impacts the reactive attributes of the SuS, sec. 5.

# 23:4 Runtime Instrumentation for Reactive Components



**Figure 1** *P*,*Q*,*R* instrumented in inline (*left*), centralised (*middle*) and decentralised (*right*) modes

# <sup>137</sup> **2** A computational model for reactive systems

The actor model [85, 9] emerged as *the* paradigm to design and build reactive systems [33]. 138 Actors—the units of decomposition in this model—are abstractions of concurrent entities 139 that share no mutable memory with other actors. Instead, actors interact through asyn-140 chronous message passing and alter their internal state based on the messages they consume. 141 Asynchronous communication decouples actors spatially and temporally, which fully isolates 142 system components and establishes the foundation for resiliency and elasticity [32, 97]. Each 143 actor is equipped with an incoming message buffer called the *mailbox*, from which messages 144 deposited by other actors can be selectively read. Besides sending and receiving messages, 145 actors can spawn other actors. Actors in a system are addressable by their unique process 146 identifier (PID), which they use to engage in directed, *point-to-point* communication. This 147 idea of addressability is central to the actor model: it enables reasoning about decentralised 148 computation, as the identity of components or messages can be propagated through a system 149 and used in handling complex tasks, such as process registration and failure recovery [33]. As 150 is often the case in decentralised computations, we assume that messages exchanged between 151 pairs of processes are always received in the order in which they have been sent [43]. 152

Frameworks, notably Erlang [11], Elixir [91], Akka [1] for Scala [120], along with oth-153 ers [123, 139], instantiate the actor model. We adopt Erlang since its ecosystem is specifically 154 engineered for highly-concurrent, soft real-time reactive systems [140, 12, 44]. The Erlang 155 virtual machine (EVM) implements actors as lightweight processes. It employs per process 156 garbage collection that, unlike the JVM, does not subject the virtual machine to global unpre-157 dictable pauses [89, 119]. This factor minimises the impact on the soft real-time properties of 158 a system and is also crucial to the empirical evaluation of sec. 5 since it stabilises the variance 159 in our experiments. The EVM exposes a flexible process tracing API aimed at reactive 160 software [42]. Erlang provides other components, e.g. supervision trees, message queues, etc., 161 for building fault-tolerant distributed applications. While we scope our work to fault-free 162 settings (see sec. 1), adopting Erlang gives us the foundation upon which our work can be 163 naturally extended to address these aspects. Henceforth, we follow the established convention 164 in Erlang literature and use the terms *actor*, *process*, and *component* synonymously. 165

#### <sup>166</sup> 2.1 Process tracing and trace partitioning

Processes in a concurrent system form a tree, starting at the root process that spawns child 167 processes, and so forth<sup>1</sup>. Concurrency induces inherent *partitions* to the execution of the 168 SuS in the form of isolated traces that reflect the *local* behaviour at each process [17]. RIARC 169 exploits this aspect to attain several benefits. First, one can *selectively* specify the SuS 170 processes to be instrumented. The upshot is that fewer trace events need to be gathered, 171 improving *efficiency*. Another benefit of partitioned traces is that each process can be dynamically instrumented, free from assumptions about the number of processes the SuS is 173 expected to have. This makes the RV set-up *elastic*. Lastly, the instrumentation set-up can 174 partially fail, as faulty SuS or monitor processes do not imperil the execution of one another. 175

**Example 2** (Trace partitions). Trace partitions enable RIARC to instrument a system in various arrangements. Fig. 2a depicts an interaction sequence for the execution of the SuS from sec. 1. In this interaction, the root process, P, spawns Q and communicates with it, at which point Q spawns process R; P and Q eventually terminate. We denote the process *spawning* and *termination* trace events by  $\rightarrow$  and  $\star$ , and use ! and ? for *send* and *receive* events respectively. The *sound* trace partitions for the processes in fig. 2a are ' $\rightarrow_{P}$ .!<sub>P</sub>. $\star_{P}$ ' for P, '?<sub>Q</sub>. $\star_{Q}$ ' for Q, and the empty trace for R.

A centralised set-up such as that of fig. 1b can be obtained by instrumenting  $\{P,Q,R\}$ with one monitor,  $M_{\{P,Q,R\}}$ , whereas instrumenting the components  $\{P\}$  and  $\{Q,R\}$  with monitors  $M_{\{P\}}$  and  $M_{\{Q,R\}}$  gives the decentralised arrangement of fig. 1c. Each of these instrumentation arrangements generates different executions.

**Example 3** (Sound traces). For the case of fig. 1b, RIARC can report to  $M_{\{P,Q,R\}}$  one of four possible traces ' $\diamond_{P}.!_{P}.\star_{P}.?_{Q}.\star_{Q}.\star_{Q}$ ', ' $\diamond_{P}.!_{P}.?_{Q}.\star_{Q}.\star_{Q}$ ', ' $\diamond_{P}.!_{P}.?_{Q}.\star_{Q}$ ', or ' $\diamond_{P}.!_{P}.?_{Q}.\star_{Q}.\star_{Q}.\star_{P}$ '. These sound traces result from the interleaved execution of processes P, Q. Any other trace, e.g. ' $\diamond_{P}.\star_{P}.?_{Q}.\star_{Q}$ ' or ' $\diamond_{P}.!_{P}.\star_{P}.?_{Q}.\star_{Q}$ ', is unsound since it contradicts the local behaviour at processes P and Q of fig. 2a. The former trace omits the request  $!_{P}$  that P makes to Q (it is incomplete w.r.t. P), and the latter trace inverts  $\Rightarrow_{Q}$  and  $\star_{Q}$ , suggesting that Q spawns R after Q terminates (it is inconsistent w.r.t. Q).

**Example 4** (Separate instrumentation). Fig. 2b shows another decentralised set-up, where *P*, *Q*, and *R* are instrumented separately. In this case, the instrumentation should report to  $M_{\{P\}}, M_{\{Q\}}$  and  $M_{\{R\}}$  the events observed *locally* at each process, as stated in ex. 2.

<sup>197</sup> RIARC makes two assumptions about process tracing in order to support the instrument-<sup>198</sup> ation arrangements shown in figs. 1b, 1c, and 2b:

 $A_1$  Tracing processes sets. Tracing can gather events for sets of SuS processes, e.g.  $\kappa_{\{P,Q,R\}}$ 199 in fig. 1b gathers the events of  $\{P,Q,R\}$ , and  $\kappa_{\{Q,R\}}$  in fig. 1c gathers the events of  $\{Q,R\}$ . 200  $A_2$  Tracing inheritance. Tracing gathers the events of a SuS process and the children it 201 spawns by default to eliminate the risk that trace events from child processes are missed. 202 We opt for tracing inheritance since it follows established centralised RV monitoring tools, 203 including [16, 41, 50, 113]. In fact, tracing assumptions  $A_1$  and  $A_2$  mean that centralised 204 set-ups like that of fig. 1b can be obtained just by tracing the root process P. Tracing 205 inheritance requires the instrumentation to *intervene* if it needs to channel the events of a 206 207 child process into a new trace partition that is independent from that of its parent, e.g. as in

<sup>&</sup>lt;sup>1</sup> For example, using spawn() in Erlang [42] and Elixir [91], ActorContext.spawn() in Akka [1], Actor.createActor() in Thespian [123], CreateProcess() in Windows [111], etc.



**Figure 2** SuS with processes P, Q, and R instrumented with independent monitors

fig. 1c. In such cases, the instrumentation must first stop tracing the child process, allocate 208 a fresh trace buffer, and resume tracing the child process. The out-of-sync execution of the 209 SuS and instrumentation complicates the creation of these new trace partitions because it 210 can lead to reordered or missed events. This, in turn, would violate trace soundness, def. 1. 211 We supplement  $A_1$  and  $A_2$  with the following to keep our exposition in sec. 3 manageable: 212 A<sub>3</sub> Single-process tracing. Any SuS process can be traced at most once at any point in time. 213 A<sub>4</sub> Causally-ordered spawn events. Tracing gathers the spawn trace event of a parent process 214 before all the events of the child process spawned by that parent, e.g. if P spawns Q, 215 and Q receives, as in fig. 2a, the reported sequence is  $(\neg_{P},?_{Q})$  rather than  $(?_{Q},\neg_{P})$ . 216 The constraint of tracing assumption  $A_3$  is easily overcome by replicating trace events for 217 a process and reporting them to different monitors (e.g. the events in the trace partition of 218

a process and reporting them to different monitors (*e.g.* the events in the trace partition of process *P* are replicated to monitors  $M_{\{P_a\}}$ ,  $M_{\{P_b\}}$ ,  $M_{\{P_c\}}$  in fig. 2c). Tracing assumption A<sub>4</sub> requires trace buffers to reorder  $\diamond$  events using the spawner and spawned process information carried by each event before reporting them to monitors. Sec. 3.3 gives more details.

**Example 5** (Unsound traces). Fig. 3a shows one possible configuration that can be reached by our three-process system introduced in fig. 2a, where the trace buffer  $\kappa_{\{P\}}$  contains the events for both P and Q. The trace in buffer  $\kappa_{\{Q\}}$  is unsound, as it inaccurately characterises the local behaviour of process Q (the sound trace for Q should be '?<sub>Q</sub>.  $\prec_Q$ ', not ' $\prec_Q$ ').

RIARC programs trace buffers to coordinate with one another to ensure that sound traces are invariably reported to monitors. We refer to a trace buffer and the coordination logic it encapsulates as a *tracer*. RIARC employs an approach based on *next-hop routing* in IP networks [83, 107] to counteract the effects of trace event reordering and loss by rearranging and forwarding events to different tracers. Fig. 3b conveys our organisation of tracers (refer to fig. 10 in app. A for legend). Sec. 3 details how RIARC dynamically reorganises the tracer choreography and performs next-hop routing.

#### 233 2.2 Modelling decentralised instrumentation

Since RV monitors are passive verdict-flagging machines (refer to sec. 1), they are orthogonal to 234 our instrumentation. We, thus, focus our narrative on tracers and omit monitors, except when 235 relevant in the surrounding context. The model assumes a set of SuS process,  $P,Q,R \in PRC$ , 236 and tracer names,  $T \in \text{TRC}$ , together with a countable set of PID values to reference processes. 237 We distinguish between SuS and tracer PIDs, which we denote respectively by the sets, 238  $p_{s}, q_{s} \in PID_{s}$  and  $p_{T}, q_{T} \in PID_{T}$ . The variables  $i_{s}$  and  $j_{s}$ , and  $i_{T}$  and  $j_{T}$  range over PIDs from 239 the corresponding sets  $PID_s$  and  $PID_T$ . We also assume the function signature sets,  $f_s \in SIG_s$ , 240  $f_{\rm T} \in SIG_{\rm T}$ , and,  $f_{\rm M} \in SIG_{\rm M}$ , to denote SuS, tracer, and RV monitor functions, together with 241





the variables  $\varsigma_{\rm S}$ ,  $\varsigma_{\rm T}$ , and  $\varsigma_{\rm M}$  that range over each signature set. New SuS processes are created via the function spwn( $\varsigma_{\rm S}$ ) that accepts the function signature  $\varsigma_{\rm S}$  to be spawned, and returns a fresh PID,  $\imath_{\rm S}$ . We overload spwn to spawn tracer signatures  $\varsigma_{\rm T}$  equivalently, returning corresponding PIDs,  $\imath_{\rm T}$ . The function self obtains the PID of the process invoking it. We write P as shorthand for a singleton process set  $\{P\}$  to simplify notation.

RIARC uses three message types,  $\tau \in \{\text{evt,dtc,rtd}\}$ . These determine when to *create* or *terminate* tracer processes, and what trace events to *route* between tracers:

<sup>249</sup> evt are *trace events* gathered via process tracing,

dtc are *detach* requests that tracers exchange to reorganise the tracer choreography, and
rtd are *routing* packets that transport evt or dtc messages forwarded between tracers.

We encode messages m as tuples. Trace event messages,  $\langle \text{evt}, \ell, i_{\text{s}}, j_{\text{s}}, \varsigma_{\text{s}} \rangle$ , comprise the event label  $\ell$  that ranges over the SuS events  $\rightsquigarrow (spawn), \star (exit), ! (send)$ , and ? (receive). The PID value  $i_{\text{s}}$  identifies the SuS process exhibiting the trace event, and is defined for all events. The SuS PID  $j_{\text{s}}$  and function signature  $\varsigma_{\text{s}}$  depend on the type of the event. Tbl. 1a catalogues the values defined for each event. We write trace events in their shorthand form, omitting undefined values (denoted by  $\perp$ ), e.g.  $\langle \text{evt}, \star, i_{\text{s}} \rangle$  instead of  $\langle \text{evt}, \star, i_{\text{s}}, \perp, \perp \rangle$ .

Detach request messages have the form  $\langle dtc, \iota_T, \iota_s \rangle$ . A tracer with the PID  $\iota_T$  uses dtc to request that another tracer *stop* tracing the SuS PID  $\iota_s$ . Routing packet messages,  $\langle rtd, \iota_T, m \rangle$ ,

| Label $\ell$ | Index  | Description ( $i_{\rm S}$ and $j_{\rm S}$ are SuS PIDs)  | Index                                      | Description  |
|--------------|--|--|--|--|
| →            | $e.\imath_{ m s}$<br>$e.\jmath_{ m s}$                 | Parent PID spawning new child PID $j_s$<br>Child PID spawned by parent PID $i_s$<br>Signature c. spawned by parent PID $j_s$ | m.	au                                      | Message type: event (evt)<br>detach (dtc), routing (rtd) |
| *            | e.is   | Terminated PID   | $d.\imath_{\scriptscriptstyle \mathrm{T}}$ | PID of tracer requesting detach of SuS PID $i_{\rm S}$   |
|              | $e.\imath_{\rm S}$                                     | Sending PID  | $d.\imath_{ m s}$                          | PID of SuS process to<br>stop tracing                    |
| !            | $e.\jmath_{ m S}$ $e.arsigma_{ m S}$                   | Recipient PID<br>Undefined for send events   | $r.\imath_{	ext{T}}$                       | PID of tracer that starts routing message $m$            |
| ?            | $e.\imath_{ m s}$ $e.\jmath_{ m s},e.\varsigma_{ m s}$ | Recipient PID<br>Undefined for receive events  | r.m  | Embedded evt or dtc<br>message being routed              |

(a) Messages encoding spawn, exit, send, and receive events

(b) Detach and routing messages

**Table 1** Trace event (evt), detach request (dtc), and routing packet (rtd) message index names

#### 23:8 Runtime Instrumentation for Reactive Components

| Requirement                                 | Approach  |
|---|---|
| $R_1$ Growing the set-up                    | Instrument tracers on-demand to create new trace partitions |
| $\mathbf{R_2}$ Ensuring complete traces     | Route trace events to deliver them to the correct tracer    |
| $\mathbf{R}_{3}$ Ensuring consistent traces | Prioritise routed trace events before others                |
| $\mathbf{R_4}$ Isolating tracers            | Detach tracers from others once all trace events are routed |
| $\mathbf{R}_{5}$ Minimising overhead        | Target specific processes to instrument                     |
| ${ m R}_6$ Shrinking the set-up             | Garbage collect redundant tracers and monitors              |

**Table 2** RIARC approach to ensure trace soundness (def. 1) and reactive instrumentation (sec. 1)

<sup>260</sup> move evt and dtc messages between tracers. The PID  $i_{\rm T}$  identifies the tracer that embeds the <sup>261</sup> message *m* into the routing packet and dispatches it to other tracers. Tbl. 1b summarises <sup>262</sup> detach request and routing packet messages.

We reserve the variables e, d, and r for the messages types evt, dtc, and rtd respectively. Our model uses the suggestive dot notation (.) to index message fields,  $e.g. m.\tau$  reads the message type,  $e.\ell$  reads the trace event label, etc. (see tbl. 1). For simplicity, we occasionally write the label  $\ell$  in lieu of the full trace event form, e.g. we write  $\star$  instead of  $\langle \text{evt}, \star, i_{\text{s}} \rangle$ .

# <sup>267</sup> **3** Decentralised instrumentation

<sup>268</sup> Our reason for encapsulating trace buffers and their coordination logic as tracers stems from <sup>269</sup> the actor model. Trace buffers align with actor mailboxes, which localise the tracer state <sup>270</sup> and enable tracers to run *independently*. The main logic replicated at each tracer is given in <sup>271</sup> algs. 1–3. Tracers operate in two modes, *direct* ( $\circ$ ) and *priority* ( $\bullet$ ), to counteract the effects <sup>272</sup> of trace event reordering. We organise our tracer logic in algs. 1 and 3 to reflect these modes, <sup>273</sup> respectively. Algs. 1 and 3 use the function ANALYSEEVT, tasked with analysing events; see <sup>274</sup> app. C.5.2 for details. Auxiliary tracer logic referenced in this section is relegated to app. A.

Every tracer maintains an internal state  $\sigma$  consisting of the following three maps:

<sup>276</sup> the *routing* map,  $\Pi$ , governing how events are routed to other tracers,

277 = the instrumentation map,  $\Lambda$ , that determines which SuS processes to instrument, and

the traced-processes map,  $\Gamma$ , tracking the SuS process set that the tracer currently traces. 278 Tbl. 2 summarises the challenges that RIARC needs to overcome to attain the reactive 279 characteristics stated in sec. 1. Requirements  $R_1$  and  $R_6$  in tbl. 2 oblige the instrumentation 280 to reorganise dynamically while the SuS executes to preserve its *elasticity*. Requirement  $R_4$ 281 offers a modicum of *resiliency* between the SuS and tracer processes, whereas  $R_5$  minimises 282 the instrumentation overhead by gathering only the events monitors require. This keeps the 283 overall set-up responsive. Since RIARC builds on the actor model, it fulfils the message-driven 284 requirement intrinsically. Trace soundness is safeguarded by requirements  $R_2$  and  $R_3$ . 285

The operations TRACE, CLEAR and PREEMPT give access to the tracing infrastructure. 286 TRACE $(i_{\rm S}, i_{\rm T})$  enables a tracer with PID  $i_{\rm T}$  to register its interest in receiving trace events of a 287 SuS process with PID  $i_s$ . This operation can be undone using  $\text{CLEAR}(i_s, i_T)$ , which blocks the 288 calling tracer  $i_{\rm T}$  and returns once all the trace event messages for the SuS process  $i_{\rm S}$  that are 289 in transit to the tracer  $i_{\rm T}$  have been delivered to  $i_{\rm T}$ . It is worth remarking that this behaviour 290 conforms to our proviso in sec. 1, *i.e.*, no communication faults. PREEMPT $(i_{\rm S}, i_{\rm T})$  combines 291 CLEAR and TRACE. It enables the tracer pre-empting  $i_{\rm T}$  to take control of tracing the SuS 292 process  $i_s$  from another tracer  $i'_T$  that is currently tracing  $i_s$ . Tracers use CLEAR or PREEMPT 293

to modify the default process-tracing inheritance behaviour that tracing assumption A<sub>2</sub> describes. We refer to alg. 5 for the specifics of these operations.

We focus our presentation in secs. 3.1-3.6 of how RIARC addresses the challenges listed in 296 tbl. 2 on the set-up of fig. 2b, where the processes P, Q and R, are instrumented separately. 297 This specific case highlights two aspects. First, it *emphasises* the complications that RIARC 298 overcomes to establish the desired set-up while ensuring trace soundness, def. 1. Second, 299 fig. 2b covers all other possible instrumentation set-ups. Disjoint sets of SuS processes, 300 including the one shown in fig. 1c, can be obtained when tracers do not act on certain  $\rightarrow$ 301 (spawn) events, as sec. 3.1 explains. Notably, any centralised set-up, e.g. the one in fig. 1b, 302 emerges naturally when the root tracer disregards all  $\rightarrow$  events exhibited by the SuS. 303

▶ Note 6 (Naming conventions). For clarity, we adopt the convention that a SuS process P is spawned from the signature  $f_{s_P}$  and is assigned the PID  $p_s$ . A tracer for P is named  $T_P$  (short for  $T_{\{P\}}$ ) and has the PID  $p_T$ . Other processes are treated likewise, *e.g.* the SuS process Q has signature  $f_{s_Q}$ , PID  $q_s$ , while the tracer  $T_Q$  for Q has PID  $q_T$ , *etc.* 

# **308** 3.1 Growing the set-up

Fig. 4 illustrates how the hierarchical creation sequence of SuS processes described in sec. 2.1 309 is exploited to instrument separate tracers. RIARC programs tracers to react to  $\rightarrow$  (spawn) 310 events in the trace. In fig. 4a, the root tracer  $T_P$  traces process P, step 1. When P spawns 311 process Q, Q automatically inherits  $T_P$  (tracing assumption A<sub>2</sub> from sec. 2.1). Steps 2 in 312 fig. 4a emphasise that tracing inheritance is instantaneous. The event  $e = \langle \text{evt}, \diamond, p_s, q_s, f_{so} \rangle$ 313 is generated by P when it spawns its child Q, step 3 in fig. 4a. The PID values of the parent 314 and child processes carried by e, namely  $p_s$  and  $q_s$ , are accessed via the indexes  $e.i_s$  and  $e.j_s$ 315 respectively (see tbl. 1a). Tracer  $T_P$  uses this PID information to instrument a new tracer 316  $T_Q$  for process Q in step 4 of fig. 4b. By invoking PREEMPT( $q_s, q_T$ ),  $T_Q$  takes over tracing 317 process Q from the former tracer  $T_P$  going forward.  $T_Q$  creates a new trace partition for 318 process Q that is independent of the partition of P, step 5. Meanwhile,  $T_P$  receives the send 319 event  $\langle \text{evt}, !, p_s, q_s \rangle$  in step 1 after P messages Q in step 6 of fig. 4c. Subsequent  $\checkmark$  events 320 that  $T_P$  or  $T_Q$  may gather are handled as described in steps (3-6). Figs. 4c and 4d show 321



**Figure 4** Growing the tracer instrumentation set-up for processes P, Q and R (monitors omitted)



**Figure 5** Next-hop trace event routing using tracer routing maps  $\Pi$  (monitors omitted)

how the final tracer  $T_R$  is instrumented in step 12 after Q spawns R in step 8. As before,  $T_Q$  traces R automatically in step 8.  $T_Q$  receives the event  $\langle \text{evt}, \diamond, q_{\text{s}}, r_{\text{s}}, f_{\text{s}_R} \rangle$  generated by Q in step 1.  $T_R$  invokes PREEMPT $(r_{\text{s}}, r_{\text{T}})$  to create the trace partition for R in step 13.

# 325 3.2 Ensuring complete traces

The asynchrony between the SuS and tracer processes can induce the interleaved execution shown in fig. 5, as an alternative execution to that shown in figs. 4b-4d. In fig. 5a,  $T_P$  is slow to handle  $\rightsquigarrow_P$  it receives in ③ of fig. 4a and fails to instrument  $T_Q$  promptly. Consequently, the events  $?_Q$  and  $\rightsquigarrow_Q$  that Q exhibits are sent to  $T_P$  in steps ⑦ and ④ of fig. 5a. Step ① shows the case where  $\langle \text{evt}, ?, q_T \rangle$  is processed by  $T_P$ , rather than by the *intended* tracer  $T_Q$ that would have been instrumented by  $T_P$ . This error breaches the *completeness* property of trace soundness w.r.t. Q, as the events  $?_Q$  and  $\rightsquigarrow_Q$  meant for Q reach the wrong tracer  $T_P$ .

To address this issue, RIARC uses a next-hop routing approach, where tracers retain 333 the events they should handle and *forward* the rest to neighbouring tracers. We use the 334 term dispatch tracer (dispatcher for short) to describe a tracer that receives trace events 335 meant to be handled by another tracer. For instance,  $T_P$  in fig. 5a becomes the dispatch 336 tracer for Q when it receives the events  $?_Q$  and  $\Rightarrow_Q$  exhibited by Q, steps (7) and (9). We 337 expect these events to be handled by  $T_Q$  once it is instrumented. Dispatchers are tasked 338 with embedding trace event (evt) or detach requests (dtc) into routing packet messages (rtd) 339 and transmitting them to the next known hop. In fig. 5b,  $T_P$  dispatches the events  $?_o$  and 340  $\diamond_Q$  as follows. It first instruments  $T_Q$  with Q in step (1). Next,  $T_P$  prepares  $\langle \mathsf{evt},?,r_s \rangle$  and 341  $\langle \text{evt}, \diamond, q_{\text{s}}, r_{\text{s}}, f_{\text{s}_{R}} \rangle$  for transmission by embedding each in rtd messages (steps (14) and (18)). 342  $T_P$  forwards the resulting routing packets,  $\langle \mathsf{rtd}, \langle \mathsf{evt}, ?, r_{\mathrm{s}} \rangle \rangle$  and  $\langle \mathsf{rtd}, \langle \mathsf{evt}, \neg \rangle, q_{\mathrm{s}}, r_{\mathrm{s}}, f_{\mathrm{s}_{R}} \rangle \rangle$ , to its 343 next-hop neighbour  $T_Q$  in steps (15) and (19). The trace event  $\langle \text{evt}, !, p_s, q_s \rangle$ , however, is not 344 forwarded but handled by  $T_P$ , as step  $\square$  shows. Concurrently,  $T_Q$  acts on the forwarded 345 events  $?_Q$  and  $\checkmark_Q$  in steps (16) and (21) and instruments  $T_R$  as a result, step (22). 346

Tracers determine the events to retain or forward using the routing map,  $\Pi : \text{PID}_{\text{S}} \rightarrow \text{PID}_{\text{T}}$ . Every tracer queries its private routing map for each message it receives on SuS PID  $m.\imath_{\text{S}}$ . A tracer forwards a message to its neighbouring tracer with PID  $\imath_{\text{T}}$  if a next-hop for that

```
Algorithm 1 Logic handling \circ trace events, detach request dispatching, and forwarding
                                                                                    35 def DISPATCHDTC(\sigma, d)
     def LOOP<sub>o</sub>(\sigma,\varsigma_{M})
   1
        forever do
                                                                                           match \sigma . \Pi(d.i_s) do
   2
                                                                                    36
          m \leftarrow \text{next} message from trace buffer \kappa
                                                                                             case \perp: fail dtc next-hop must be defined
                                                                                    37
   3
          match m.\tau do
                                                                                             case \eta_{\rm T}:
                                                                                    38
            case evt: \sigma \leftarrow \text{HANDLEVENT}_{\circ}(\sigma,\varsigma_{M},m)
                                                                                               DISPATCH(d, j_{\mathrm{T}})
                                                                                    39
                                                                                               \# Next-hop for d.\imath_s no longer needed
            case dtc: \sigma \leftarrow \text{DISPATCHDTC}(\sigma,\varsigma_{M},m)
                                                                                               \sigma.\Pi \leftarrow \sigma.\Pi \setminus \{\langle d.\imath_{\rm S}, \jmath_{\rm T} \rangle\}
            case rtd: \sigma \leftarrow \text{FORWDRTD}_{\circ}(\sigma,\varsigma_{M},m)
                                                                                    40
   7
                                                                                               \operatorname{TryGC}(\sigma)
                                                                                    41
   8 def HANDLEVT<sub>o</sub>(\sigma, \varsigma_{M}, e)
                                                                                          return \sigma
                                                                                    42
        match e.\ell do
   9
                                                                                        def FORWDRTD_{\circ}(\sigma, r)
          case \checkmark: return HANDLSPWN<sub>o</sub>(\sigma, \varsigma_{M}, e)
                                                                                    43
 10
                                                                                           m \leftarrow r.m \ \# \ Read \ embedded \ message \ in \ r
                                                                                    44
          case \star: return HANDLEXIT<sub>o</sub>(\sigma, \varsigma_{\rm M}, e)
 11
                                                                                           match m.\tau do
                                                                                    45
          case !,?: return HANDLCOMM<sub>o</sub>(\sigma,\varsigma_{\rm M},e)
 12
                                                                                             case dtc: return FORWDDTC(\sigma, r)
                                                                                    46
      def HANDLSPWN<sub>o</sub>(\sigma, \varsigma_{\rm M}, e)
                                                                                             case evt: return FORWDEVT(\sigma, r)
                                                                                    47
 13
        match \sigma . \Pi(e.\imath_s) do
 14
                                                                                        def FORWDDTC(\sigma, r)
                                                                                    ^{48}
          case \perp: # No next-hop for e.i<sub>s</sub>; handle e
 15
                                                                                           d \leftarrow r.m
                                                                                    49
            ANALYSEEVT(\varsigma_{M}, e) # App. C.5.2
 16
                                                                                           match \sigma_{\Pi}(d.\imath_{\rm s}) do
                                                                                    50
            \sigma \leftarrow \text{INSTRUMENT}_{\circ}(\sigma, e, \text{self}())
 17
                                                                                            case \perp: fail dtc next-hop must be defined
                                                                                    51
          case \gamma_{\rm T}: # Next-hop for e.\imath_{\rm S} exists via \gamma_{\rm T}
 18
                                                                                             case j_{\mathrm{T}}:
                                                                                    52
            DISPATCH(e, j_T)
 19
                                                                                              FORWD(r, \gamma_{\rm T})
                                                                                    53
            # Set next-hop of e.j_s to tracer of e.i_s
                                                                                               \# Next-hop for d.\imath_s no longer needed
            \sigma.\Pi \leftarrow \sigma.\Pi \cup \{\langle e.j_{\rm S}, j_{\rm T} \rangle\}
 20
                                                                                               \sigma.\Pi \leftarrow \sigma.\Pi \setminus \{\langle d.\imath_{\rm S}, \jmath_{\rm T} \rangle\}
                                                                                    54
        return \sigma
 ^{21}
                                                                                               \operatorname{TryGC}(\sigma)
                                                                                    55
     def HANDLEXIT<sub>o</sub>(\sigma,\varsigma_{M},e)
 22
                                                                                    56
                                                                                           return \sigma
        match \sigma . \Pi(e.i_s) do
 23
                                                                                    57 def FORWDEVT(\sigma, r)
          case \perp: # No next-hop for e.i<sub>s</sub>; handle e
 24
                                                                                           e \leftarrow r.m
                                                                                    58
            ANALYSEEVT(\varsigma_{M}, e) # App. C.5.2
 25
                                                                                           match \sigma.\Pi(e.\imath_{\rm S}) do
                                                                                    59
            \sigma.\Gamma \leftarrow \sigma.\Gamma \setminus \{\langle e.\imath_{\rm s}, \circ \rangle\}
 26
                                                                                            case \perp: fail evt next-hop must be defined
                                                                                    60
            \operatorname{TryGC}(\sigma)
 ^{27}
                                                                                             case j_{\rm T}:
                                                                                    61
          case j_{\mathrm{T}}: DISPATCH(e, j_{\mathrm{T}})
 28
                                                                                               FORWD(r, j_T)
                                                                                    62
        return \sigma
 29
                                                                                               # For spawn events, tracer also sets a
                                                                                               # new next-hop for e.j_s
      def HANDLCOMM<sub>o</sub>(\sigma,\varsigma_{\rm M},e)
 30
        match \sigma . \Pi(e.\imath_{\rm s}) do
                                                                                               # Next-hop of e.j_s to same tracer of e.i_s
 31
          case \perp: ANALYSEEVT(\varsigma_{M}, e) # App. C.5.2
                                                                                               if (e.\ell = \checkmark)
                                                                                    63
 32
                                                                                                \sigma.\Pi \leftarrow \sigma.\Pi \cup \{\langle e.j_{\rm S}, j_{\rm T} \rangle\}
                                                                                    64
          case j_{\mathrm{T}}: DISPATCH(e, j_{\mathrm{T}})
 33
                                                                                    65
                                                                                          return \sigma
        return \sigma
 34
```

message exists, *i.e.*,  $\Pi(m.\imath_{\rm s}) = \imath_{\rm T}$ . When the next-hop is undefined, *i.e.*,  $\Pi(m.\imath_{\rm s}) = \bot$ , *m* is handled by the tracer. HANDLSPWN, HANDLEXIT and HANDLCOMM in alg. 1 implement this forwarding logic on lines 14, 23 and 31.

Dynamically populating the routing map is key to transmitting messages between tracers. 353 A tracer adds the new mapping  $e_{j_S} \mapsto j_T$  to its routing map  $\prod$  in case 1 or 2 below whenever 354 it processes spawn trace events  $e = \langle \text{evt}, \diamond, \imath_s, \jmath_s, \varsigma_s \rangle$ . One of two cases is considered for  $e.\imath_s$ : 355 1.  $\Pi(i_s) = \bot$ . The next-hop for e is undefined, which cues the tracer to instrument the SuS 356 process with PID  $j_s$ . When applicable, the tracer processes the event and instruments a 357 separate tracer with PID  $j_{\rm T}$ . It then adds the mapping  $e_{J_{\rm S}} \mapsto j_{\rm T}$  to  $\Pi$ . The tracer leaves 358  $\prod$  unmodified and handles the event itself if a separate tracer is not required. Opting for 359 a separate tracer is determined by the instrumentation map  $\Lambda$ , as discussed in sec. 3.5. 360

#### 23:12 Runtime Instrumentation for Reactive Components

| - Represented in the second of the second se |  |  |  |  |  |  |
|--|--|--|--|--|--|--|
| <b>Expect:</b> $e = \langle \text{evt}, \neg \rangle, \imath_{\text{S}}, \jmath_{\text{S}}, \varsigma_{\text{S}} \rangle$  | <b>Expect:</b> $e = \langle evt, \diamondsuit, \imath_{\mathrm{S}}, \jmath_{\mathrm{S}}, \varsigma_{\mathrm{S}} \rangle$ |  |  |  |  |  |
| 1 <b>def</b> Instrument <sub>o</sub> ( $\sigma, e, i_{\text{T}}$ )   | 8 <b>def</b> Instrument <sub>•</sub> $(\sigma, e, \iota_{T})$  |  |  |  |  |  |
| <sup>2</sup> <b>if</b> $((\varsigma_{\rm M} \leftarrow \sigma . \Lambda(e.\varsigma_{\rm S})) \neq \bot)$  | 9 <b>if</b> $((\varsigma_{\mathrm{M}} \leftarrow \sigma . \Lambda(e.\varsigma_{\mathrm{S}})) \neq \bot)$                 |  |  |  |  |  |
| # New tracer $j_T$ for new SuS process $e.j_S$   | # New tracer $j_T$ for new SuS process $e.j_S$   |  |  |  |  |  |
| $_{3}$ $j_{\mathrm{T}} \leftarrow spwn(\mathrm{Tracer}(\sigma,\varsigma_{\mathrm{M}},e.j_{\mathrm{S}},\imath_{\mathrm{T}}))$   | 10 $j_{\mathrm{T}} \leftarrow spwn(\mathrm{Tracer}(\sigma,\varsigma_{\mathrm{M}},e.j_{\mathrm{S}},\imath_{\mathrm{T}}))$ |  |  |  |  |  |
| $_{4} \qquad \sigma.\Pi \leftarrow \sigma.\Pi \cup \{\langle e.\jmath_{\rm S}, \jmath_{\rm T} \rangle\}$   | $11  \sigma.\Pi \leftarrow \sigma.\Pi \cup \{ \langle e.\jmath_{\rm S}, \jmath_{\rm T} \rangle \}$                       |  |  |  |  |  |
| $_{5}$ else  | 12 else  |  |  |  |  |  |
| $\#$ In $\circ$ mode, this tracer has detached   | # In • mode, this tracer must detach   |  |  |  |  |  |
| # all processes from its dispatcher $i_T$  | # SuS process $e.j_s$ from its dispatcher $i_T$  |  |  |  |  |  |
| # This tracer traces new SuS process $e.j_s$   | 13 $DETACH(e.j_S, i_T)$  |  |  |  |  |  |
| # by tracing inheritance assumption $A_2$  | # This tracer traces new SuS process $e.j_s$   |  |  |  |  |  |
| $_{6}  \sigma.\Gamma \leftarrow \sigma.\Gamma \cup \{\langle e.\jmath_{\rm S}, \circ \rangle\}$  | 14 $\sigma . \Gamma \leftarrow \sigma . \Gamma \cup \{ \langle e. j_{\mathrm{S}}, \bullet \rangle \}$                    |  |  |  |  |  |
| 7 return $\sigma$  | 15 return $\sigma$   |  |  |  |  |  |
|  |  |  |  |  |  |  |

Algorithm 2 Tracer instrumentation operations for direct ( $\circ$ ) and priority ( $\bullet$ ) modes

2.  $\Pi(i_s) = j_T$ . The next-hop for e is defined, and the tracer forwards the event to the 361 neighbouring tracer  $j_{T}$ . The tracer also records a new next-hop by adding  $e_{.j_S} \mapsto j_T$  to  $\Pi$ . 362 The addition of  $e.j_{\rm S} \mapsto j_{\rm T}$  in cases 1 and 2 ensures that future events originating from  $j_{\rm S}$  can 363 always be forwarded via a next-hop to a neighbouring tracer  $j_{\rm T}$  (see invariants on lines 37, 364 51, and 60). Fig. 5b shows the routing maps of the tracers  $T_P$  and  $T_Q$ .  $T_P$  adds  $q_s \mapsto q_T$  in 365 step (I) after processing  $\langle evt, \neg, p_s, q_s, f_{s_O} \rangle$  from its trace buffer in (I).  $T_P$  then instruments 366 Q with the tracer  $T_Q$  in step (II); an instance of case 1. The function INSTRUMENT in alg. 2 367 details this on line 4, where the mapping  $e_{\mathcal{J}_{S}} \mapsto \mathcal{J}_{T}$  is added to  $\Pi$  following the creation of 368 tracer  $j_T$ , line 3. Step 20 of fig. 5b is an instance of case 2. Here,  $T_P$  adds  $r_S \mapsto q_T$  to  $\prod_P$ 369 after processing  $\langle \mathsf{evt}, \diamond, q_{\mathsf{s}}, r_{\mathsf{s}}, f_{\mathsf{s}_{R}} \rangle$  for R in step B since  $\prod_{P}(q_{\mathsf{s}}) = q_{\mathsf{T}}$ . Crucially,  $T_{P}$  does not 370 instrument a new tracer, but delegates the task to  $T_Q$  by forwarding  $\neg_Q$ . Lines 20 and 64 in 371 alg. 1 (and later line 24 in alg. 3) are manifestations of this, where the mapping  $e_{\mathcal{J}_{S}} \mapsto \mathcal{J}_{T}$  is 372 added after the  $\rightsquigarrow$  event e is forwarded to the next-hop  $j_{T}$ .  $T_Q$  instruments the SuS process 373 R in step 2 with  $T_R$ , which has the PID  $r_{\text{T}}$ . It then adds the mapping  $r_{\text{s}} \mapsto r_{\text{T}}$  to  $\prod_Q$  in 374 step (24), as no next-hop is defined for  $q_s$ , *i.e.*,  $\Pi_Q(q_s) = \bot$ . Henceforth, any events exhibited 375 by R and received at  $T_P$  can be dispatched by the latter tracer through  $T_Q$  to  $T_R$ . 376

We note that every tracer is only aware of its neighbouring tracers. This means messages 377 may pass through multiple tracers before reaching their intended destination. Next-hop 378 routing keeps the logic inside RIARC straightforward since tracers forward messages based 379 solely on local information in their routing map. Such an approach makes the instrumentation 380 set-up readily adaptable to dynamic changes in the SuS, is easier to scale, and has been 381 shown to induce lower latency when compared to general routing strategies [83, 107]. The 382 DAG of interconnected tracers induced by next-hop routing ensures that every message is eventually delivered to the correct tracer if a path exists or is handled by the tracer otherwise. 384 Fig. 5b illustrates this concept, where the next-hop mappings inside  $\prod_P$  point to  $T_Q$ , and the 385 mappings in  $\Pi_Q$  point to  $T_R$  in turn. Consequently, any events that R exhibits and that  $T_P$ 386 receives are forwarded *twice* to reach the target tracer  $T_R$ : from tracer  $T_P$  to  $T_Q$ , and from 387  $T_Q$  to  $T_R$ . RIARC relies on the operations DISPATCH and FORWD to accomplish next-hop 388 routing (see alg. 4 in app. A). DISPATCH creates a routing packet  $\langle i_s, m \rangle$  and embeds the 389 trace event or detach message m to be routed. Alg. 1 shows how routing packets are handled 390 by tracers. For instance, FORWDEVT extracts the embedded message from the routing 391 packet on line 58 and queries the routing map to determine the next-hop, line 59. If it does, 392 the packet is forwarded, as FORWD $(r, j_T)$  on line 62 indicates. Crucially, the **fail** invariant 393 on line 60 asserts that the next-hop for a routing packet is *always* defined. The cases for 394

<sup>395</sup> DISPATCHDTC and FORWDDTC in alg. 1 are analogous.

## **396** 3.3 Ensuring consistent traces

Next-hop routing alone does not guarantee trace consistency, *i.e.*, that the order of events in 397 the trace reflects the one in which these occur locally at SuS processes, def. 1. Trace event 398 reordering arises when a tracer gathers events of a SuS process (we call these *direct events*) 399 and simultaneously receives *routed events* concerning said process from other tracers. Fig. 6a 400 gives another interleaving to the one of fig. 5b to underscore the deleterious effect such a 401 race condition provokes when events are reordered at  $T_Q$ . In step (12)  $T_Q$  takes over  $T_P$  to 402 continue tracing process Q.  $T_Q$  collects the event  $\star_Q$  in step (15), which happens before  $T_Q$ 403 receives the routed event  $?_Q$  concerning Q in step  $\square$  of fig. 6a. If  $T_Q$  processes events from 404 its trace buffer  $\kappa_Q$  in sequence, as in step (18), it violates trace consistency w.r.t. Q (the 405 correct trace should be  $?_Q \cdot \diamond_Q \cdot \star_Q$ ). Naïvely handling  $\star$  before ? erroneously reflects that Q 406 receives messages after it terminates. 407

RIARC tracers resolve this issue by prioritising the processing of routed trace events using selective message reception [42]. In doing so, tracers encode the invariant that '*routed* events temporally precede all others that are gathered *directly* by the tracer'. RIARC tracers operate in one of two modes, priority ( $\bullet$ ) and direct ( $\circ$ ), which adequately distinguishes past (*i.e.*, routed) and current (*i.e.*, direct) events from the perspective of the tracer receiving them.

Fig. 6b illustrates this concept. It shows that when in priority mode,  $T_Q$  dequeues the routed events  $?_Q$  and  $\sim_Q$  labelled by • first. The event  $?_Q$  is handled in step 23, whereas  $\sim_Q$  results in the instrumentation of tracer  $T_R$  in step 25 of fig. 6b. Meanwhile,  $T_Q$  can still receive events directly from Q while priority events are being handled. Yet, direct trace events from Q are considered only after  $T_Q$  transitions to direct mode. Newly-instrumented tracers default to • mode to implement the described logic; see line 14 in alg. 4 of app. A. LOOP• in alg. 3 shows the logic prioritising routed events, which are dequeued on line 3

and handled on line 6. HANDLSPWN, HANDLEXIT, and HANDLCOMM in  $LOOP_{\circ}$  and  $LOOP_{\bullet}$ 



**Figure 6** Trace event reordering using priority (•) and direct (•) tracer modes (monitors omitted)

#### 23:14 **Runtime Instrumentation for Reactive Components**

```
26 def HANDLEXIT<sub>•</sub>(\sigma, \varsigma_{\rm M}, r)
     def LOOP (\sigma,\varsigma_{M})
  1
        forever do
                                                                                                    e \leftarrow r.m
  2
                                                                                             27
          r \leftarrow \text{next rtd} message from trace buffer \kappa
                                                                                                    match \sigma . \Pi(e.\imath_{\rm s}) do
                                                                                             28
  3
          m \leftarrow r.m \ \# \ Read \ embedded \ message \ in \ r
                                                                                                       case \perp: # No next-hop for e.i<sub>s</sub>; handle e
  л
                                                                                             29
                                                                                                         ANALYSEEVT(\varsigma_{M}, e) # App. C.5.2
          match m.\tau do
  5
                                                                                             30
            case evt: \sigma \leftarrow \text{HANDLEVT}_{\bullet}(\sigma, \varsigma_{\text{M}}, r)
                                                                                                         \sigma.\Gamma \leftarrow \sigma.\Gamma \setminus \{\langle e.\imath_{\rm s}, \bullet \rangle\}
                                                                                             31
                                                                                                         \operatorname{TryGC}(\sigma)
                                                                                             32
            case dtc:
               # dtc ack relayed from dispatch tracer
                                                                                                       case j_{\mathrm{T}}: FORWD(r, j_{\mathrm{T}})
                                                                                             33
  8
              \sigma \leftarrow \text{HANDLDTC}(\sigma, \varsigma_{\text{M}}, r)
                                                                                                    return \sigma
                                                                                             34
                                                                                             35 def HANDLCOMM<sub>•</sub>(\sigma, \varsigma_{\rm M}, r)
 9 def HANDLEVT<sub>•</sub>(\sigma,\varsigma_{\rm M},r)
       e \leftarrow r.m
                                                                                                    e \leftarrow r.m
 10
                                                                                             36
        match e.\ell do
                                                                                                    match \sigma.\Pi(e.\imath_s) do
 11
                                                                                             37
          case \diamond: return HANDLSPWN<sub>•</sub>(\sigma,\varsigma_M,r)
                                                                                                      case \perp: ANALYSEEVT(\varsigma_{M}, e) # App. C.5.2
 12
                                                                                             38
          case \star: return HANDLEXIT (\sigma,\varsigma_{\rm M},r)
                                                                                                      case j_{\mathrm{T}}: FORWD(r, j_{\mathrm{T}})
 13
                                                                                             39
          case !,?: return HANDLCOMM (\sigma,\varsigma_{M},r)
                                                                                                    return \sigma
14
                                                                                             40
                                                                                                  def HANDLDTC(\sigma, \varsigma_{M}, r)
 15 def HANDLSPWN•(\sigma, \varsigma_{\rm M}, r)
                                                                                             41
                                                                                                    d \leftarrow r.m
                                                                                             42
        e \leftarrow r.m
 16
                                                                                                    match \sigma . \Pi(d. j_{\rm S}) do
        match \sigma . \Pi(e.\imath_{\rm S}) do
                                                                                             43
 17
                                                                                                       case \perp:
          case \perp: # No next-hop for e.i<sub>s</sub>; handle e
                                                                                             44
 18
                                                                                                         assert d.\iota_{\rm T} = {\rm self}() unexpected dtc ack
            ANALYSEEVT(\varsigma_{M}, e) # App. C.5.2
                                                                                             ^{45}
19
                                                                                                         \sigma \cdot \Gamma \leftarrow (\sigma \cdot \Gamma \setminus \{ \langle d. j_{\mathrm{S}}, \bullet \rangle \} ) \cup \{ \langle d. j_{\mathrm{S}}, \circ \rangle \}
            i_{\mathrm{T}} \leftarrow r.i_{\mathrm{T}} \# Read PID of dispatch tracer
                                                                                             46
20
                                                                                                         if (\{\langle \iota_{s}, \gamma \rangle \mid \langle \iota_{s}, \gamma \rangle \in \sigma. \Gamma, \gamma = \bullet\} = \emptyset)
                                                                                             47
            \sigma \leftarrow \text{INSTRUMENT}_{\bullet}(\sigma, e, i_{\text{T}})
21
                                                                                                           Loop_{\circ}(\sigma,\varsigma_M)  # Put tracer in \circ mode
                                                                                             ^{48}
          case j_{T}: # Next-hop for e.i<sub>s</sub> exists via j_{T}
22
                                                                                                       case j_{\rm T}:
            FORWD(r, j_{\rm T})
                                                                                             49
23
                                                                                                         assert d.\iota_{\rm T} \neq {\rm self}() dtc meant for \iota_{\rm T}
            # Set next-hop of e.j_s to tracer of e.i_s
                                                                                             50
                                                                                                         FORWD(r, j_T)
            \sigma.\Pi \leftarrow \sigma.\Pi \cup \{\langle e.\jmath_{\rm S}, j_{\rm T} \rangle\}
                                                                                             51
^{24}
                                                                                                    return \sigma
                                                                                             52
       return \sigma
^{25}
```

**Algorithm 3** Logic handling • trace events, detach request acknowledgements, and forwarding

handle events *differently*. A tracer in direct mode performs *one* of three actions (see alg. 1): 421

**1.** it analyses events for RV purposes via the function ANALYSEEVT( $\varsigma_{M}, e$ ), e.g. line 32, 422

2. it dispatches events that it directly gathers using DISPATCH( $e, j_T$ ), when events ought to 423 be handled by other tracers, e.g. line 33, or 424

3. it forwards routed events to the next-hop through FORWD $(r, j_{\rm T})$ , e.g. line 62. 425

Tracers in priority mode exclusively handle routed messages as points 1 and 3 describe, e.q.426 lines 38 and 39 in alg. 3. However, no event dispatching is performed. 427

#### 3.4 Isolating tracers 428

A tracer in priority mode coordinates with the dispatch tracer of a particular SuS process 429 it traces. This enables the tracer to determine when all of the events of that process have 430 been routed to it by the dispatch tracer. The negotiation is effected using dtc, which the 431 tracer sends to the relevant dispatch tracer. Each tracer records the set of processes it traces 432 in the traced-processes map,  $\Gamma: \operatorname{PiD}_{\mathrm{s}} \to \{\circ, \bullet\}$ . A SuS process mapping is added to  $\Gamma$  when a 433 tracer starts gathering trace events for that process and removed once the process terminates. 434 Lines 6 and 14 in alg. 2 add fresh mappings to  $\Gamma$ ; lines 26 in alg. 1 and 31 in alg. 3 purge 435 mappings from  $\Gamma$ . A tracer in priority mode must issue a dtc request for each process it 436 tracks in  $\Gamma$  before it can transition to direct mode and start operating on the trace events it 437 gathers directly. The detach request,  $d = \langle \mathsf{dtc}, \imath_{\tau}, \imath_{s} \rangle$ , contains the PIDs of the issuing tracer 438

#### Aceto et al.

and the SuS process to be detached from the dispatch tracer. Once the tracer receives an acknowledgement to the dtc request for the SuS PID  $d.\imath_{\rm s}$  from the dispatch tracer, it updates the corresponding entry  $d.\imath_{\rm s} \mapsto \bullet$  in  $\Gamma$ , marking it as detached,  $d.\imath_{\rm s} \mapsto \circ$ . Alg. 3 shows this logic on line 46. A tracer transitions from priority to direct mode once *all* the processes in its  $\Gamma$  map are marked detached; line 47 in alg. 3 performs this check. Once in direct mode, tracers are isolated from others in the choreography.

Fig. 6b depicts the tracer  $T_Q$  in priority mode sending the detach request  $\langle \mathsf{dtc}, p_{\mathrm{T}}, p_{\mathrm{s}} \rangle$ 445 for SuS PID Q to the dispatch tracer. This happens in step (13), after  $T_Q$  starts tracing Q 446 directly in step 12. Alg. 2 effects this transaction with the dispatch tracer by the operation 447 DETACH on line 13; see app. A for definition of DETACH. The dtc request issued by  $T_Q$ 448 is deposited in the trace buffer of the dispatch tracer  $T_P$  after the events ?<sub>q</sub> and  $\sim_q$ .  $T_P$ 449 processes the messages in its buffer sequentially in (10), (17), (19), (20) and (28), and forwards  $?_Q$ 450 and  $\sim_Q$  to  $T_Q$ , steps (18) and (21). Crucially,  $T_P$  acknowledges the dtc request issued by  $T_Q$ : 451  $T_P$  dispatches dtc back to tracer  $T_Q$ , as step 2 indicates.  $T_Q$  first handles the events  $?_Q$  and 452  $\neg_Q$  (tagged with • in fig. 6b) in steps 23 and 24. Lastly,  $T_Q$  handles dtc in 30 and marks 453 process Q as detached from its dispatch tracer  $T_P$ . The update on the traced-process map  $\Gamma$ 454 is performed by HANDLDTC on line 46 in alg. 3. Tracer  $T_Q$  in fig. 6b transitions to direct 455 mode in step 3, when the only process Q that it traces is detached.  $T_Q$  resumes handling 456  $\star_Q$  in step 32, which is consistent w.r.t. the events exhibited locally at Q, *i.e.*,  $?_Q \star_Q \star_Q \star_Q'$ . 457

An acknowledgement to a detach request sent from a dispatch tracer,  $\langle \mathsf{dtc}, \imath_{\mathrm{T}}, \imath_{\mathrm{S}} \rangle$ , is 458 generally propagated through multiple next-hops before it reaches the tracer with PID  $i_{\rm T}$ 459 issuing the request. Since a dtc request informs the dispatch tracer that  $i_{\rm T}$  is gathering trace 460 events for the SuS PID  $i_{\rm s}$  directly, the next-hop entries in the routing maps of tracers on the 461 DAG path from the dispatch tracer to  $i_{\rm T}$  are *stale*. Each tracer on this DAG path purges 462 the next-hop entry for the SuS PID  $i_s$  in  $\Gamma$  once it forwards dtc to the neighbouring tracer. 463 DISPATCHDTC and FORWDDTC in alg. 1 perform this clean-up. Fig. 6b does not illustrate 464 the latter clean-up flow, which we summarise next. After receiving dtc, the dispatch tracer 465  $T_P$  removes from  $\prod_P$  the next-hop mapping  $q_{\rm S} \mapsto q_{\rm T}$  and calls DISPATCHDTC to acknowledge 466 the detach request  $\langle \mathsf{dtc}, q_{\mathrm{T}}, q_{\mathrm{s}} \rangle$  it receives from  $T_Q$ . Similarly,  $T_P$  removes  $r_{\mathrm{s}} \mapsto q_{\mathrm{T}}$  once it 467 acknowledges the detach request  $\langle \mathsf{dtc}, r_{\mathrm{T}}, r_{\mathrm{S}} \rangle$  sent from  $T_R$ . Once  $T_Q$  receives the routing 468 packet  $\langle \mathsf{rtd}, p_{\mathsf{T}}, \langle \mathsf{dtc}, r_{\mathsf{T}}, r_{\mathsf{s}} \rangle \rangle$  that embeds the detach acknowledgement  $T_P$  sends, it removes 469 the next-hop mapping  $r_{\rm s} \mapsto r_{\rm T}$  from  $\Pi_Q$ .  $T_Q$  then forwards this dtc acknowledgement to  $T_R$ . 470 RIARC ensures that all routing packets carrying dtc acknowledgements terminate at the 471

<sup>472</sup> tracers that issued these dtc requests. This requires *one* of two tracer conditions to hold:

473 1. either the tracer cannot forward the dtc acknowledgement to a next-hop, meaning that
474 the tracer sent the dtc request, or

475 2. the tracer can forward the dtc acknowledgement via a next-hop, in which case the tracer
476 did not issue the dtc request.

477 Alg. 3 enforces this invariant on lines 44 and 45 for case 1, and on lines 49 and 50 for case 2.

#### 478 3.5 Minimising overhead

Instrumenting specific processes—in contrast to fully instrumenting the SuS—reduces the volume of gathered trace events and helps lower the runtime overhead induced. RIARC uses the instrumentation map,  $\Lambda: SIG_S \rightarrow SIG_M$ , to this end.  $\Lambda$  specifies the SuS function signatures to instrument and the corresponding RV monitor signatures tasked with the analysis via ANALYSEEVT. RIARC utilises the signature  $e.\varsigma_S$  carried by spawn events  $e = \langle \text{evt}, \neg, \imath_S, \jmath_S, \varsigma_S \rangle$  to determine whether the SuS process spawning  $e.\varsigma_S$  requires a separate tracer. The INSTRUMENT operations in alg. 2 perform this check against  $\Lambda$  (lines 2 and 9). If a separate tracer is

#### 23:16 Runtime Instrumentation for Reactive Components

<sup>486</sup> not required,  $e.j_s$  is instrumented using the tracer of its parent process,  $e.i_s$ ; see tracing <sup>487</sup> assumptions A<sub>1</sub> and A<sub>2</sub>. This logic caters for all the set-ups shown in figs. 1b, 1c, and 2b.

# **488** 3.6 Shrinking the set-up

RIARC remains elastic by discarding unneeded tracers. Tracers in direct and priority mode 489 purge SuS PID references from the traced-process map when handling  $\star$  trace events. 490 HANDLEXIT<sub>o</sub> and HANDLEXIT<sub>o</sub> implement this logic in algs. 1 and 3 on lines 26 and 31. 491 Tracer termination does *not* occur when the tracer has no processes left to trace, *i.e.*, when 492  $\Gamma = \emptyset$ , since the tracer may be required to forward trace events to neighbouring tracers. 493 Instead, tracers perform a garbage collection check each time a mapping from  $\Gamma$  or  $\Pi$  is 494 removed. A tracer terminates when  $\Gamma = \Pi = \emptyset$ , indicating that it has no SuS processes left to 495 trace or any next-hop forwarding to perform. TRYGC used on lines 27, 41, and 55 in alg. 1, 496 as well as on line 32 in alg. 3 encapsulates this check. Note that garbage collection never 497 prematurely disrupts the RV analysis that tracers conduct, as invocations to ANALYSEEVT 498 always precede TRYGC checks in our logic of algs. 1 and 3. 499

# 500 4 Correctness validation

We assess the validity of RIARC in two stages. First, we confirm its implementability by 501 instantiating the core logic of algs. 1-3 to Erlang. Our implementation targets two RV 502 scenarios: online and offline monitoring [65, 21]. Second, we subject the implementation 503 to a series of systematic tests using a selection of instrumentation set-ups. These tests 504 exhaustively emulate the interleaved execution of the SuS and tracer processes by generating 505 all the *valid* permutations of events in a set of traces. This exercises the tracer choreography 506 invariants mentioned in sec. 3, confirming the integrity of the tracer DAG topology under 507 each interleaving. We also use specialised RV monitor signatures in ANALYSEEVT to assert 508 the soundness (def. 1) of trace event sequences analysed by tracers; see algs. 1 and 3 in sec. 3. 509

# 510 4.1 Implementability

<sup>511</sup> Our implementation of RIARC maps the tracer processes from sec. 3 to Erlang actors<sup>2</sup>. The <sup>512</sup> routing ( $\Pi$ ), instrumentation ( $\Lambda$ ), and traced-processes ( $\Gamma$ ) maps constituting the tracer state <sup>513</sup>  $\sigma$  are realised as Erlang maps for efficient access. Trace event buffers  $\kappa$  coincide with actor <sup>514</sup> mailboxes, while the remaining logic in algs. 1–3 translates directly to Erlang code. This <sup>515</sup> one-to-one mapping gives us confidence that our implementation reflects the algorithm logic.

In online RV, monitors analyse trace events while the SuS executes, whereas the offline 516 setting defers this analysis until the system terminates. Fig. 11 in app. B.1 captures the 517 distinction in process tracing between online and offline instrumentation in our setting 518 (showing trace buffers only). The online instrumentation set-up (fig. 11a) employs the 519 tracing infrastructure offered by the EVM, which deposits SuS trace event messages in 520 tracer mailboxes. Erlang tracing complies with tracing assumption  $A_1$ , enabling RIARC to 521 instrument disjoint SuS processes sets. We configure the EVM with the set\_on\_spawn flag 522 so that spawned processes automatically inherit the same tracer as their parent [42]. This 523 tracer assignment is atomic, meeting tracing assumption  $A_2$ . We also use the **procs**, send, 524 and receive tracing flags, which constrain the events emitted by the EVM to  $\diamond$ ,  $\star$ , !, and  $\star$ . 525

<sup>&</sup>lt;sup>2</sup> The artefact may be found at https://doi.org/10.5281/zenodo.10634182.

The EVM enforces single-process tracing, *i.e.*, tracing assumption  $A_3$ , and guarantees that

 $\sim$  events of descendant processes are causally-ordered [137], *i.e.*, tracing assumption A<sub>4</sub>.

The offline counterpart differs only in its tracing layer, where events are read as *recorded* runs of the SuS. Recorded runs can be obtained externally, *e.g.* using DTrace [37] or LTTng [56], making it possible to monitor systems that execute outside of the EVM. Our bespoke offline tracing engine of fig. 11b fulfils tracing assumptions  $A_1 - A_4$ . This is crucial since it permits the *same* implementation of RIARC to be used in online and offline settings. Sec. 4.2 leverages this aspect to validate RIARC exhaustively using trace permutations.

We develop two versions of the TRACE, CLEAR, and PREEMPT functions of alg. 5 to 534 standardise the tracing API for online and offline use. The overloads for online use give access 535 to the EVM tracing via the Erlang built-in primitive trace [42]. The second set of overloads 536 wraps around our offline tracing engine to replay files containing specifically-formatted trace 537 events. Offline tracing relaxes tracing assumption  $A_4$ , as recorded runs do not generally 538 guarantee that the  $\rightarrow$  events of descendant SuS processes are causally ordered. Our offline 539 tracing logic relies on the PID information carried by  $\neg$  events to rearrange them causally 540 and recover the causal ordering per tracing assumption A<sub>4</sub>. TRACE( $i_{\rm S}, i_{\rm T}$ ) registers a tracer 541  $i_{\rm T}$  with the offline tracing engine, which maintains an event buffer for  $i_{\rm T}$ , together with a 542 set of SuS PIDs that  $i_{\tau}$  traces. A tracer can use TRACE with multiple SuS PIDs to register 543 to obtain events for a set of processes, *i.e.*, tracing assumption  $A_1$ . The tracing engine 544 accumulates the events it reads from file in each tracer buffer and delivers events to the 545 corresponding tracer mailbox once the casual ordering between  $\rightarrow$  events of descendant SuS 546 processes is established. Our offline tracing engine implements tracing inheritance (tracing 547 assumption  $A_2$ ) and enforces single-process tracing (tracing assumption  $A_3$ ). Ex. 7 in app. B.1 548 sketches how the tracing engine uses its internal tracer buffers to deliver events to tracers. 549

# 550 4.2 Correctness

Conventional testing does not guarantee the absence of concurrency errors due to the different 551 interleaved executions that may be possible [108]. While subjecting the system under test to 552 high loads raises the likelyhood of obtaining more coverage, this still depends on external 553 factors, such as scheduling, which dictate the executions induced in practice. Controlling 554 the conditions for concurrency testing requires a systematic exploration of all the interleaved 555 executions [77]. In fact, it is not the size of the testing load that matters, but the choice of 556 interleaved executions that exhaust the space of possible system states [13]. Concueror [48] 557 is a tool for systematic Erlang code testing. Unfortunately, we could not use **Concuerror** to 558 test our RIARC implementation, as we were unable to integrate it with Erlang tracing. 550

We, nevertheless, adopt the systematic scheme advocated by **Concuerror**. Our approach 560 uses the offline tracing tool described in sec. 4.1 to induce specific interleaved sequences for 561 instrumentation set-ups, such as those of figs. 1b, 1c, and 2a. We obtain these sequences 562 by taking all the sound (def. 1) event permutations of traces produced by the SuS. These 563 sequences are then replayed by the offline tracing engine to systematically induce interleaving 564 sequences in the SuS. Our final RIARC implementation embeds additional invariants besides 565 the ones mentioned in sec. 3, e.g. the **assert** and **fail** statements in algs. 1 and 3. Readers are 566 referred to app. B.2 for the full list. We ascertain trace soundness for each SuS interleaving 567 that is emulated. This is accomplished via the function ANALYSEEVT, which we preload 568 with monitors that assert the event sequence expected at each tracer. We also use identical 569 tests in our empirical evaluation of sec. 5 under high loads. It is worth mentioning that while 570 we systematically drive the execution of the SuS, we do not control the execution of tracers. 571 Yet, we indirectly induce various dynamic tracer arrangements in the monitor DAG topology 572

#### 23:18 Runtime Instrumentation for Reactive Components

under the different groupings of SuS process sets that tracers instrument. For example, we fully instrument system depicted in fig. 2a in all its configurations, e.g.  $C_1 = [T_{\{P\}} \rightarrow \{P\}, T_{\{Q\}} \rightarrow \{Q\}, T_{\{R\}} \rightarrow \{R\}], C_2 = [T_{\{P,Q\}} \rightarrow \{P,Q\}, T_{\{R\}} \rightarrow \{R\}], \ldots, C_5 = [T_{\{P,Q,R\}} \rightarrow \{P,Q,R\}],$ as well as instrument it partially, e.g.  $C_6 = [T_{\{P\}} \rightarrow \{P\}], C_7 = [T_{\{P,Q\}} \rightarrow \{P,Q\}],$  etc. Each of these configurations, when individually paired with every fabricated interleaved execution of the SuS, indicate that our RIARC implementation and corresponding logic of sec. 3 is correct.

# 579 **5** Empirical evaluation

We assess the feasibility of our RIARC implementation, confirming it safeguards the responsive, 580 resilient, message-driven, and elastic attributes of the SuS. Sec. 4 targets a small selection of 581 instrumentation set-ups to induce interleaved execution sequences and validate correctness 582 exhaustively. We now employ stress testing [112] to investigate how RIARC performs in 583 terms of the *runtime overhead* it exhibits. Our study focusses on *online* monitoring, as 584 its overhead requirement is far more stringent than offline monitoring [64, 65, 21, 74]. We 585 evaluate RIARC against inline instrumentation since the latter is regarded as the most efficient 586 instrumentation technique [63, 62, 21]. This comparison establishes a solid basis for our 587 results to be generalised reliably. We also compare RIARC to centralised instrumentation to 588 confirm that the latter approach does not scale under typical loads. 589

Our experiments are extensive. We use two hardware platforms to model edge-case 590 scenarios based on limited hardware and general-case scenarios using commodity hardware. 591 The evaluation subjects inline, centralised, and RIARC instrumentation to high loads that go 592 beyond the state of the art and use realistic workload profiles. We gauge overhead under 593 three performance metrics, the response time, memory consumption, and scheduler utilisation, 594 which are crucial for reactive systems [7, 112]. Our results confirm that the overhead RIARC 595 induces is adequate for applications such as soft real-time systems [42, 97], where the latency 596 requirement is typically in the order of seconds [95]. We also show that RIARC yields overhead 597 comparable to inlining in settings exhibiting moderate concurrency. 598

# 599 5.1 Benchmarking tool

Benchmarking is standard practice for gauging runtime overhead in software [103, 80, 36].
Frameworks, including DaCapo [28] and Savina [87], offer limited concurrency, making them
inapplicable to our case; see App. C.1 for detailed reasons. Industry-proven synthetic load
testing benchmarking tools cater to reactive systems, e.g. Apache JMeter [70], Tsung [118],
and Basho Bench [23]. Their general-purpose design, however, necessarily treats systems as
a black box by gathering metrics externally, which may impact measurement precision [7].
Moreover, these load testers generate standard workloads, e.g. Poisson processes [82, 105, 92],
but lack others, e.g. load bursts, that replicate typical operation or induce edge-case stress.

We adopt BenchCRV [7], another synthetic load tester specific to RV benchmarking for reactive systems. It sets itself apart from the tools above because it does not require external software (*e.g.*, a web server) to drive tests. Instead, BenchCRV produces different models that *closely emulate* real-world software behaviour. These models are based on the master-worker paradigm [127]: a pervasive architecture in distributed (*e.g.* Big Data frameworks, render farms) and concurrent systems [138, 76, 55, 141]. Like Tsung and Basho Bench, BenchCRV exploits the lightweight EVM process model to generate highly-concurrent workloads.

BenchCRV creates master-worker models and induces workloads derived from configurable parameters. In these models, the master process spawns a series of workers and allocates tasks. The volume of workers per benchmark run is set via the parameter n. Each worker task consists of a *batch* of requests that the worker receives, processes, and echoes back to

the master process. The amount of requests batched in one task is given by the parameter

w. Workers terminate when all of their allotted tasks are processed and acknowledged by

the master. BenchCRV creates workers based on *workload profiles*. A profile dictates how the master spreads its creation of workers along the loading timeline, t, given in seconds.

BenchCRV supports three workload profiles based on ones typical in practice (*e.g.* see fig. 13):

<sup>624</sup> **Steady** models the SuS under stable workload (Poisson process).

<sup>625</sup> Pulse models the SuS under gradually rising and falling workload (Normal distribution).

<sup>626</sup> Burst models the SuS under stress due to workload spikes (Log-normal distribution).

<sup>627</sup> The tool records three performance metrics to give a multi-faceted view of system overhead:

<sup>628</sup> Mean response time in milliseconds (ms), gauging monitoring latency effects on the SuS.

<sup>629</sup> Mean memory consumption in GB, gauging monitoring memory pressure on the SuS.

Mean scheduler utilisation as a percentage of the total processing capacity, showing how
 monitors maximise the scheduler use.

 $_{632}$  The prevalent use of the master-worker paradigm, the veracity with which BenchCRV models

systems, the range of realistic workload profiles, and the choice of runtime metrics it gathers

make this tool ideal for our experiments. Readers are referred to app. C.2 and [7] for details.

# **5.2** Benchmark configuration

<sup>636</sup> The BenchCRV master-worker models we generate take the role of the SuS in our experiments.

<sup>637</sup> We consider *edge-case* and *general-case* hardware platform set-ups for the following reasons:

P<sub>E</sub> Edge-case captures platforms with *limited* hardware. It uses an Intel Core i7 M620 64-bit
 CPU with 8GB of memory, running Ubuntu 18.04 LTS and Erlang/OTP 22.2.1.

<sup>640</sup> P<sub>G</sub> General-case captures platforms with *commodity* hardware. It uses an Intel Core i9
 9880H 64-bit CPU with 16GB of memory, running macOS 12.3.1 and Erlang/OTP 25.0.3.

The EVMs on platforms  $P_E$  and  $P_G$  are set with 4 and 16 scheduling threads, respectively. These scheduler settings coincide with the processors available on each SMP [11] platform.

We also use the  $P_E$  and  $P_G$  platforms with two concurrency scenarios for reactive systems:

<sup>645</sup> C<sub>H</sub> High concurrency scenarios perform short-lived tasks, *e.g.* web apps that fulfil thousands

of HTTP client requests by fetching static content or executing back-end commands.

 $_{647}$  C<sub>M</sub> Moderate concurrency scenarios engage in long-running, computationally-intensive tasks, e.g. Big Data stream processing frameworks.

 $_{649}$  Our benchmark workloads match the hardware capacity afforded by  $P_E$  and  $P_G$ :

**High concurrency benchmarks** on  $P_E$  set n = 100 k workers and w = 100 work requests per worker. These generate  $\approx (n \times w \text{ requests} \times w \text{ responses}) = 20$  M message exchanges between the master and worker processes, totalling  $\approx (20 \text{ M} \times ! \text{ events} \times ? \text{ events}) = 40$  M analysable trace events. Platform  $P_G$  sets n = 500k workers batched with w = 100 requests to produce  $\approx 100$  M messages and  $\approx 200$  M trace events. The high concurrency model  $C_H$ is studied in sec. 5.4.

Moderate concurrency benchmarks on  $P_G$  set n = 5k workers and w = 10k work requests per worker. These settings yield roughly the same number of trace events as on  $P_G$  with concurrency scenario  $C_H$ . The moderate concurrency model  $C_M$  is studied in sec. 5.5.

All experiments in secs. 5.4 and 5.5 use a total loading time of t = 100s. Each experiment consists of *ten* benchmarks that apply Steady, Pulse, and Burst workloads. We repeat every experiment *three* times to obtain *negligible variability* and ensure the accuracy of our results; see app. C.4 for a summary of these workloads and app. C.5 for the precautions we take.

#### 23:20 Runtime Instrumentation for Reactive Components

<sup>663</sup> The hardware, OS, and Erlang versions of platforms  $P_E$  and  $P_G$ , combined with the <sup>664</sup> workloads of concurrency scenarios  $C_H$  and  $C_M$  provide generality to our conclusions.

# **5.3** Instrumentation configuration

666 One challenge in conducting our experiments is the lack of RV monitoring tools targeting the EVM. To the best of our knowledge [65, Tables 3 and 4], detectEr [75, 16, 17, 15, 73, 40] 667 is the only RV tool for Erlang that implements centralised outline instrumentation<sup>3</sup>. We are 668 unaware of inline RV tools besides [39] and [3, 4]. Since the former tool is *unavailable*, we 669 use the latter, more recent work<sup>4</sup>. In our experiments, we instrument the master and each 670 worker process in the SuS models generated from sec. 5.2 to exert the highest possible load 671 and capture worst-case scenarios. BenchCRV annotates work requests and responses with a 672 unique sequence number to account for each message in benchmark runs. We leverage this 673 numbering to write specialised monitor replicas that ascertain the soundness of trace event 674 sequences reported to every RV monitor linked with the master and workers; see app. C.5 for 675 details. Equally crucial, this runtime checking introduces a degree of *realistic* RV analysis 676 slowdown that is *uniform* across all monitors in the inline, centralised, and RIARC monitoring 677 set-ups. We empirically estimate this slowdown at  $\approx 5 \mu s$  per analysed event. 678

# 5.4 High concurrency benchmarks

We study runtime overhead in the high concurrency scenario  $C_H$  with two aims. First, we show the effect overhead has on the SuS as it executes. Specifically, we consider how the memory consumption and scheduler utilisation impact the *latency* a client of the SuS experiences, *e.g.* end-user or application. We use the edge-case platform  $P_E$  for these experiments; analogous results obtained on  $P_G$  are detailed in app. C. Our second goal targets the general-case platform  $P_G$  to assess the *scalability* of the instrumentation methods through their optimal use of the *additional* memory and scheduler capacity afforded by  $P_G$ .

The charts in secs. 5.4.1-5.4.3 plot performance metrics, *e.g.* memory consumption (*y*-axis) against the number of concurrent worker processes or the execution duration (*x*-axis). Since inline instrumentation prevents us from delineating the SuS and monitoring-induced runtime overhead, we follow the standard RV literature practice and include the *baseline* plots, *e.g.* [17, 75, 46, 39, 102, 117, 115]. Baseline plots show the *unmonitored* SuS to compare the relative overhead between each evaluated instrumentation method.

#### **5.4.1** Instrumentation overhead

The first set of experiments isolates the instrumentation overhead induced on the SuS: this 694 is the aggregated cost of tracing and reporting the traces soundly per def. 1 to RV monitors. 695 Crucially, these experiments *omit monitors*, as we want to quantify the instrumentation 696 overhead and understand its impact on the SuS. This enables us to focus on the differences 697 between inlining—regarded as the most efficient instrumentation method [63, 62, 21]—and 698 outlining. As far as we know [65, 74], outlining has *never* been used for decentralised RV in a 699 dynamic setting such as ours. While we confirm that inline instrumentation uses less memory 700 and scheduler capacity,  $\mathsf{RIARC}$  dynamically scales and economises their use without adverse 701 impact on the latency. In fact, the latency induced by RIARC is a mere 519ms higher than 702

<sup>&</sup>lt;sup>3</sup> https://bitbucket.org/duncanatt/detecter-lite

<sup>&</sup>lt;sup>4</sup> https://github.com/ScienceofComputerProgramming/SCICO-D-22-00294

that of inline instrumentation at the peak stress-inducing loading point of 3.7k workers/s
 under Burst workloads. Our experiments indicate that centralised instrumentation manages

resources poorly due to its inability to scale, increasing the chances of failure; see sec. 5.4.2. 705 Fig. 7 plots our results. Centralised instrumentation carries the largest overhead penalty. 706 Regardless of the workload applied, it uses the most memory,  $\approx 3.8$ GB, highlighting its 707 ineptitude to scale. This stems from the backlog of trace event messages that accumulate in 708 the mailbox of the central tracer and is a manifestation of two aspects. First, the central 709 tracer does not consume events at the same rate worker processes produce them. Evidence 710 of this *bottleneck* is visible as high scheduler utilisation in fig. 7 (bottom). This values settles 711 at  $\approx 36\%$  for the benchmarks with  $\approx 40$  k workers under the Steady workload and  $\approx 60$  k 712 workers under Pulse and Burst workloads. Interpreting these < 36% scheduler usage values 713 in isolation may suggest that centralised instrumentation has the potential to scale. However, 714 its memory consumption plots in fig. 7 (middle) contradict this erroneous hypothesis. 715

<sup>716</sup> By contrast, RIARC uses fewer resources to yield lower response times across the three <sup>717</sup> workloads. The scheduler utilisation for RIARC slightly plateaus in the Steady ( $\approx 60$ k workers) <sup>718</sup> and Pulse ( $\approx 70$ k workers) workload charts. This is not owed to scalability limitations of <sup>719</sup> RIARC but to the intrinsic throttling instigated by the master process [127]. In fact, the <sup>720</sup> plots for the baseline system and inline instrumentation in fig. 7 (middle) exhibit analogous <sup>721</sup> signs of throttling. Even at a peak Burst workload of 3.7k workers/s, inline and RIARC <sup>722</sup> instrumentation consume fairly similar amounts of memory, 1.7GB *vs.* 1.9GB, respectively.

# 723 5.4.2 Monitoring overhead

Our second set of experiments extends the results of sec. 5.4.1 and quantifies the cost of RV 724 monitoring. The *runtime monitoring* overhead combines the instrumentation and slowdown 725 due to the RV analysis, established at  $\approx 5 \mu s$  per event in sec. 5.3 for our experiments. Fig. 8 726 plots the instrumentation (*instr.*) overhead from sec. 5.4.1 next to the runtime monitoring 727 overhead (mon.). It shows that the RV analysis slowdown aggravates centralised monitoring 728 to the point of crashing. Inline and RIARC monitoring are minimally affected. Our results 729 also reveal that the instrumentation incurs the *major* overhead portion, not the RV analysis. 730 Sec. 5.6 comments on this finding in the context of existing RV tools. 731

Fig. 8 plots our results under the Steady and Burst workloads; fig. 14 in app. C.6.1 includes 732 all three workloads. The charts for centralised monitoring exhibit a significant disparity 733 between the instrumentation and runtime monitoring bar plots as the workload increases. 734 This trend is consistent across both workloads in fig. 8. The lack of scalability of centralised 735 monitoring in fig. 8 manifests as an increase in memory consumption but stabilised scheduler 736 usage, as in fig. 7. Memory consumption and scheduler usage for centralised monitoring grow rapidly beyond  $\approx 30$  k and  $\approx 20$  k workers under the Steady and Burst workloads, respectively. 738 Bottlenecks led our experiments to crash (shown as missing bar plots in fig. 8). Crashes 739 occur at  $\approx 70$  k workers under the Steady and at  $\approx 80$  k under Burst workload. By analysing 740 the resulting dumps, we could attribute these crashes to memory exhaustion, which caused 741 the EVM to fail. The dumps indicate severe memory pressure due to the vast backlog of 742 trace event messages in the mailbox of the central tracer. 743

Inline and RIARC monitoring scale to accommodate the RV analysis slowdown. This is confirmed by cross-referencing the memory consumption and scheduler utilisation in fig. 8 for both monitoring methods. Each displays comparable overhead in their respective instrumentation and corresponding runtime monitoring bar plots. Fig. 8 (top) shows that inline and RIARC monitoring increase the latency, albeit for different reasons. The internal operation of RIARC enables us to deduce that its latency stems from message routing and



**Figure 7** Isolated instrumentation overhead (*high* workload, 100k workers)

dynamic tracer reconfiguration. Its scheduler utilisation plots support this observation. The
latency due to inlining is a direct effect of RV analysis slowdown, provoked by the lock-step
execution of monitors and the SuS. Other works, *e.g.* [46, 38], offer similar observations.

Dissecting our results uncovers further subtleties. The optimal scheduler utilisation of 753 RIARC implies that its monitors are only active when triggered by trace events but remain 754 idle otherwise. This inference is supported by the absence of sudden or continued memory 755 growth for RIARC in fig. 8 (middle). The instrumentation and runtime monitoring latency 756 bar plots for inline monitoring exhibit a growing pairwise gap that starts at  $\approx 80$ k workers 757 in fig. 8 (top right). The respective gap for RIARC at this mark is perceptibly lower. We 758 credit this lower latency gap to outlining, which absorbs the slowdown effect of RV analyses. 759 This leads us to conjecture that RIARC could accommodate monitors that perform richer RV 760 analyses with minimal impact on the SuS. Our calculations from fig. 8 (top right) put the 761 latency at 1093ms for inline monitoring vs. 1547ms for RIARC at a peak Burst workload of 762 3.7k workers/s: a 454ms difference, which is *lower* than the 519ms gap measured in sec. 5.4.1. 763 Sec. 5.5 shows this gap is negligible in moderate concurrency scenarios. 764



**Figure 8** Instrumentation and RV monitoring overhead gap (*high* workload, 100k workers)

# 765 5.4.3 Resource usage

We employ platform  $P_G$  with high concurrency  $C_H$  to confirm that our observations about 766 inline and RIARC monitoring transfer to general cases. Secs. 5.4.1 and 5.4.2 deem centralised 767 monitoring to be impractical. We, thus, omit it from the sequel; see app. C.6.3 for results. 768 Our experiments now use 16 scheduling threads, n = 500 k workers, and w = 100 requests 769 per worker, producing  $\approx 100$  M messages and  $\approx 200$  M trace events. Fig. 13 in app. C.4 render 770 these Steady, Pulse, and Burst workload models. Secs. 5.4.1 and 5.4.2 bound the memory 771 and scheduler metrics to the period the SuS executes to portray the actual overhead impact 772 on the system. We refocus that view to assess the monitoring overhead in its entirety—from 773 the point of SuS launch until monitors complete their RV analysis. Doing so reveals how 774 inline and RIARC monitoring optimise the use of added memory and processing capacity. 775 Results show that inline and RIARC monitoring are elastic and dynamically adapt to changes 776 in the applied workloads. App. C.6.3 reconfirms that centralised monitoring lacks this trait. 777 Fig. 9 gives a complete benchmark run under the Steady and Burst workloads. We relabel 778 the x-axis with the benchmark duration and omit the response time plots since response time 779 is inapplicable to these experiments (latency is an attribute of the SuS, not the monitors). 780

#### 23:24 Runtime Instrumentation for Reactive Components

In this run, the Steady workload generates a sustained load of  $\approx 5$ k workers/s whereas Burst peaks at  $\approx 17.8$ k workers/s under maximum load at  $\approx 5$ s; see fig. 13 in app. C.4.

<sup>782</sup> peaks at  $\approx 17.6$  k workers/s under maximum load at  $\approx 5$ s, see fig. 15 m app. 0.4.

Fig. 9 (top) illustrates the memory consumption patterns for inline and RIARC monitoring, 783 which exhibit *elasticity*. This elastic behaviour occurs at different points in the plots. Inline 784 monitoring peaks at  $\approx 3.7$ GB at  $\approx 72$ s and RIARC at  $\approx 5.7$ GB at  $\approx 100$ s under the Burst 785 workload. The memory consumption for both methods stabilises at around  $\approx 36$ s under the 786 Steady workload, with  $\approx 2.3$ GB for inline and  $\approx 2.7$ GB for RIARC monitoring. Elasticity 787 in these methods is due to different reasons: it is intrinsic to inline monitoring (see sec. 1), 788 whereas the RIARC spawns and garbage collects monitors on demand (secs. 3.1 and 3.6). 789 Fig. 16 in app. C.6.3 certifies these observations under the Pulse workload. Centralised 790 monitoring is *insensitive* to the workload applied, as figs. 17 and 18 in app. C.6.3 reconfirm. 791

The effect of dynamic message routing and tracer reconfiguration that RIARC performs is 792 evident in the scheduler utilisation plots of fig. 9. Under the Steady and Burst workloads, 793 scheduler utilisation oscillates continually due to the sustained influx of trace events. Oscil-794 lations corroborate our observation in sec. 5.4.2 about RIARC, namely, that monitors are 795 activated by trace events but remain idle otherwise. Active monitor periods manifest as 796 peaks in fig. 9. Idle periods, where monitors are placed in the EVM waiting queues, are 797 reflected as regions with low and stable scheduler utilisation. These oscillations showcase the 798 message-driven aspect of RIARC, which analyses events asynchronously. Inlining exhibits 799 minimal scheduler utilisation oscillations due to its lock-step execution with the SuS. 800

# **5.5** Moderate concurrency benchmarks

<sup>802</sup> Our last experiment studies moderate concurrency scenarios  $C_M$ . The general-case plat-<sup>803</sup> form  $P_G$  sets n = 5k workers and w = 10k requests per worker, and uses 16 EVM schedulers.



Figure 9 Inline and RIARC monitoring resource usage (high workload, 500k workers)

<sup>804</sup> We show that under these loads, RIARC induces overhead on par with inline monitoring.

<sup>805</sup> Moderate concurrency alters the execution of the master-worker model, compared to

<sup>806</sup> our benchmarks of secs. 5.4.1-5.4.3. In this set-up, the master creates most of its worker <sup>807</sup> processes at the initial stage of benchmark runs and spends the remaining time allocating work <sup>808</sup> requests. This change grows the request throughput markedly, *e.g.* see tbl. 5 in app. C.4. One <sup>809</sup> consequence is that centralised monitoring consistently crashes under the rapid accumulation <sup>810</sup> of messages in its mailbox. We, thus, limit our study to inline and RIARC monitoring.

Tbl. 3 compares the results taken on platform  $P_G$  from sec. 5.4.3 with 500k workers (high concurrency,  $C_H$ ) against the ones on  $P_G$  with 5k workers (moderate concurrency,  $C_M$ ). The figures shown estimate the percentage overhead w.r.t. the baseline systems  $C_H$  and  $C_M$  at this *maximum* load. Our ensuing discussion is limited to the overhead under the Steady and Burst workloads since each respectively captures the SuS operation in *typical* and *severe* load conditions. Readers are referred to fig. 20 in app. C.6.4 for the overhead comparison given in absolute metric values for the entirety of benchmark runs.

Tbl. 3 indicates that the memory consumption overhead due to inline monitoring is not affected under the Steady workload, which remains at 1% in both the high and moderate concurrency scenarios  $C_H$  and  $C_M$ . However, it decreases from 16% in  $C_H$  to 1% in  $C_M$ . We observe the opposite effect on the scheduler utilisation overhead for inline monitoring. For the moderate concurrency case  $C_M$ , the scheduler overhead under the Steady and Burst workloads increases to 3% and 4% respectively.

Tbl. 3 also shows that under the Steady workload, RIARC induces a 23% memory overhead 824 in concurrency scenario  $C_H$  vs. 8% in concurrency scenario  $C_M$ , a decrease of 15%. Under 825 the Burst workload, this overhead is reduced by 46%, from 56% in  $C_{\rm H}$  to 10% in  $C_{\rm M}$ . 826 The scheduler utilisation overhead for RIARC from  $C_H$  to  $C_M$  also registers drops of  $\approx 71\%$ 827 under both Steady and Burst workloads. We attribute these overhead improvements to the 828 lower number of worker processes the master creates in the moderate concurrency set-up, 829  $C_{M}$ . The long-running worker processes induce stability in the SuS. RIARC adapts to this 830 change favourably by performing fewer trace event routing and tracer reconfigurations. The 831 ramification of this adaptability is perceivable in the latency overhead discussed next. 832

RIARC inflates the latency overhead from 95% in  $C_{\rm H}$  to 194% in  $C_{\rm M}$  under the Steady 833 workload (+99%), and from 97% in  $C_{\rm H}$  to 190% in  $C_{\rm M}$  under the Burst workload (+93%). 834 However, RIARC induces less latency overhead than inline monitoring. Tbl. 3 reveals that 835 the latency overhead for inline monitoring grows from 4% in the high concurrency set-up  $C_{\rm H}$ 836 to 246% in the moderate concurrency set-up  $C_M$  under the Steady workload (+242%). It 837 also grows under the Burst workload, from 55% in  $C_H$  to 193% in  $C_M$  (+138%). In fact, our 838 calculations confirm that the *absolute* response time for inline monitoring is slightly worse 839 than that of RIARC in  $C_M$ : 116ms vs. 98ms under the Steady, and 182ms vs. 179ms under 840

| Concurrency                             | Workload | Respon | se time $\%$ | Memory | v consumption $%$ | Schedul | er utilisation $\%$ |
|---|----------|--------|--------------|--------|-------------------|---------|---------------------|
|   |          | Inline | RIARC        | Inline | RIARC             | Inline  | RIARC               |
| $\mathrm{C}_\mathrm{H}~(500\mathrm{k})$ | Steady   | 4      | 95           | 1      | 23                | 0       | 123                 |
|   | Burst    | 55     | 97           | 16     | 56                | 0       | 123                 |
| $C_{M}$ (5k)                            | Steady   | 246    | 194          | 1      | 8                 | 3       | 52                  |
|   | Burst    | 193    | 190          | 1      | 10                | 4       | 50                  |

**Table 3** Percentage overhead on  $C_{\rm H}$  (500k) and  $C_{\rm M}$  (5k) w.r.t. baseline at maximum workload

#### 23:26 Runtime Instrumentation for Reactive Components

the Burst workloads respectively. This latency degradation for inline monitoring stems from the  $\approx 5 \mu s$  slowdown induced by the RV analysis, which results in frequent 'pausing' of worker processes. Monitors comprising richer analyses produce longer pauses in worker processes, which can degrade the response time further [46, 38, 72].

#### 845 5.6 Discussion

The RIARC scheduler utilisation in tbl. 3 is higher than the reported values for inline 846 monitoring. This should not be construed as an inefficiency. From a reactive systems 847 perspective, growth in the scheduler utilisation indicates *scalability*, as the low memory 848 consumption in tbl. 3 affirms. RIARC benefits from the ample schedulers to improve the 849 overall system response time without overtaxing the system. Indeed, fig. 20 in app. C.6.4 850 demonstrates that the mean absolute scheduler utilisation in the benchmarks of sec. 5.5 is 851 just  $\approx 10\%$  under both the Steady and Burst workloads. Tbl. 3 shows that the reduction in 852 latency makes RIARC comparable to inline monitoring in moderate concurrency scenarios. 853

Sec. 1 names *responsiveness* as a key reactive systems attribute [97]. RIARC prioritises responsiveness by isolating its monitors into asynchronous concurrent units. This design naturally exploits the available processing capacity of the host platform by maximising monitor *parallelism* when possible. Inline monitoring reaps fewer benefits in identical settings because its lock-step execution with the SuS robs it of potential parallelism gains.

Secs. 5.4.1-5.4.3 attest to the impracticality of centralised monitoring for reactive systems. Bottlenecks hinder its ability to scale, compelling it to consume inordinate amounts of memory, which can lead to failure, as sec. 5.4.2 shows. Despite these shortcomings, many RV tools in this setting use centralised monitoring, *e.g.* [50, 16, 133, 66, 84, 113, 75, 38, 41, 39, 2, 106].

# **6** Conclusion

Reactive software calls for instrumentation methods that uphold the responsive, resilient, message-driven, and elastic attributes of systems. This is attainable *only if* the instrumentation exhibits these qualities. Runtime verification imposes another demand on the instrumentation: that the trace event sequences it reports to monitors are *sound*, *i.e.*, traces do not omit events and preserve the ordering with which events occur locally at processes.

This paper presents RIARC, a novel decentralised instrumentation algorithm for outline monitors meeting these two demands. RIARC uses outline monitors to decouple the runtime analysis from system components, which minimises latency and promotes *responsiveness*. Outline monitors can fail independently of the system and each other to improve *resiliency*. **RIARC** gathers events non-invasively via a tracing infrastructure, making it *message-driven* and suited to cases where inlining is inapplicable. The algorithm is *elastic*: it reacts to specific events in the trace to instrument and garbage collect monitors on demand.

Our asynchronous setting complicates the instrumentation due to potential trace event 876 loss or reordering. RIARC overcomes these challenges using a next-hop IP routing approach 877 to rearrange and report events soundly to monitors. We validate RIARC by subjecting its 878 corresponding Erlang implementation to rigorous systematic testing, confirming its correctness. 879 This implementation is evaluated via extensive empirical experiments. These subject the 880 implementation to large realistic workloads to ascertain its reactiveness. Our experiments 881 show that RIARC optimises its memory and scheduler usage to maintain latency feasible for 882 soft real-time applications. We also compare RIARC to inline and centralised monitoring, 883 revealing that it induces *comparable* latency to inlining under moderate concurrency. 884

**Related work** Works on inlining besides the ones cited in sec. 1, *e.q.* [81, 25, 50, 49, 53, 52]. 885 do not separate the instrumentation and runtime analysis. This is common in monolithic 886 settings, where the instrumentation is often assumed to induce minimal runtime overhead. 887 As a result, many inline approaches focus on the efficiency of the analysis but neglect the instrumentation cost (e.g. [64] attributes overhead solely to the analysis). Sec. 5.4.1 shows 889 this is not the case. This line of reasoning for monolithic systems is often ported to concurrent 890 settings. For instance, [110, 133, 29, 46, 132, 67, 19] propose efficient runtime monitoring 891 algorithms but do not account for, nor quantify, the overhead due to gathering trace events. 892 Tools, such as [41, 38, 17, 35, 75, 142], that quantify the runtime overhead coalesce the 893 instrumentation and runtime analysis costs, making it difficult to gauge whether inefficiencies 894 arise from one or the other. We are unaware of empirical studies such as ours that distinguish 895 between the instrumentation and runtime analysis overhead. 896

Sec. 5.6 remarks that centralised monitoring is used for concurrent runtime verification 897 despite its evident limitations. One plausible reason for this is that the empirical scrutiny of 898 such tools lacks proper benchmarking (e.g. [50, 16, 133, 66, 84]) or uses insufficient workloads that fail to expose the issues of centralised set-ups (e.q. [113, 75, 38, 41, 39, 2, 106]). Gathering 900 inadequate metrics can also bias the interpretation of empirical data; see sec. 5.4.1. Works, 901 such as [39, 17, 35, 131], consider the memory consumption and latency metrics. Our 902 evaluation of inline, centralised, and RIARC monitoring uses (i) *combinations* of hardware 903 and software, with (ii) two concurrency models that test edge-case and general-case scenarios, 904 under (iii) high workloads that go beyond the state of the art, applying (iv) realistic workload 905 profiles, interpreted against (v) relevant performance metrics that give a multi-faceted view 906 of runtime overhead. To the best of our knowledge, this is generally not done in other studies, 907 e.g. [117, 116, 47, 46, 124, 30, 109, 39, 41, 17, 50, 51, 53, 75, 60, 61, 27, 113, 100, 35]. 908

Outline instrumentation decouples the execution of the SuS and monitor components in 909 space (*i.e.*, isolated threads) and time (*i.e.*, asynchronous messaging). The tracing infrastruc-910 ture outline instrumentation uses mirrors the publish-subscribe (Pub/Sub) pattern [138]. 911 In this set-up, consumers subscribe to a *broker* that advertises events. Centralised instru-912 mentation follows a Pub/Sub approach: the SuS produces trace events and deposits them 913 into one global trace buffer that tracers receive from (see fig. 1b). Despite similarities, e.g. 914 tracers register and deregister with the tracing infrastructure at runtime, RIARC differs from 915 conventional Pub/Sub messaging in three fundamental aspects. Chiefly, Pub/Sub publishers 916 are unaware of the subscribers interested in receiving messages because this bookkeeping 917 task is appointed to the broker. By contrast, next-hop routing relies on the *explicit* address 918 of recipients to forward messages. Furthermore, in Pub/Sub messaging, subscribers do 919 not communicate with publishers, whereas RIARC tracers exchange *direct* detach requests 920 between one another to reorganise the choreography (refer to sec. 3.4). Lastly, Pub/Sub 921 brokers are typically predefined and remain fixed, while trace partitioning *reconfigures* the 922 tracing topology, creating and destroying brokers in reaction to dynamic changes in SuS. 923

One assumption we make about process tracing is  $A_4$ , *i.e.*, tracing gathers the spawn 924 events of parent processes before all the events of child processes. While  $A_4$  induces a partial 925 order over trace events, it is *weaker* than happened-before causality [98], as the events gathered 926 from sets of child SuS processes need not be causally ordered. Demanding the latter condition 927 would entail additional computation on the part of the tracing infrastructure and could 928 increase runtime overhead. Maintaining minimal overhead is critical to our instrumentation 929 because it preserves the responsiveness attribute of reactive systems. Tracing assumption  $A_4$ 930 and the RIARC logic detailed in sec. 3 guarantee trace soundness (def. 1), which suffices for 931 RV monitoring. Since our work targets soft real-time systems [97, 95] scoped in a reliable 932

# 23:28 Runtime Instrumentation for Reactive Components

<sup>933</sup> messaging setting (see sec. 1), we do not tackle the problem of ensuring time-bounded

- <sup>934</sup> causally-ordered message delivery [18] nor implement exactly-once delivery semantics [86].
- <sup>935</sup> We will address these challenges in future extensions of this work.

|    | References —  |
|----|---|
| 1  | Francisco Lopez-Sancho Abraham. Akka in Action. Manning, 2023.  |
| 2  | Luca Aceto, Antonis Achilleos, Elli Anastasiadi, and Adrian Francalanza. Monitoring Hyper-  |
|    | properties with Circuits. In $FORTE$ , volume 13273 of $LNCS$ , pages 1–10, 2022.   |
| 3  | Luca Aceto, Antonis Achilleos, Duncan Paul Attard, Léo Exibard, Adrian Francalanza, and   |
|    | Anna Ingólfsdóttir. A Monitoring Tool for Linear-Time $\mu$ HML. In <i>COORDINATION</i> , volume  |
| 4  | 13271 of $LNCS$ , pages 200–219, 2022.  |
| 4  | Luca Aceto, Antonis Achilleos, Duncan Paul Attard, Leo Exibard, Adrian Francalanza,<br>and Anna Ingélfsdóttir. A Monitoring Tool for Linear time uhml. Sci. Comput. Program |
|    | 232:103031, 2024.   |
| 5  | Luca Aceto, Antonis Achilleos, Adrian Francalanza, Anna Ingólfsdóttir, and Karoliina Lehtinen.  |
| _  | Adventures in Monitorability: From Branching to Linear Time and Back Again. PACMPL,   |
|    | 3:52:1–52:29, 2019.   |
| 6  | $\label{eq:Luca} Luca \ Aceto, \ Antonis \ Achilleos, \ Adrian \ Francalanza, \ Anna \ Ingólfsdóttir, \ and \ Karoliina \ Lehtinen.$  |
|    | An Operational Guide to Monitorability with Applications to Regular Properties. Softw. Syst.  |
| _  | Model., 20:335–361, 2021.   |
| 7  | Luca Aceto, Duncan Paul Attard, Adrian Francalanza, and Anna Ingólfsdóttir. On Bench-   |
|    | marking for Concurrent Runtime verification. In <i>FASE</i> , volume 12649 of <i>LIVCS</i> , pages 3–23, 2021   |
| 8  | Luca Aceto Anna Ingólfsdóttir Kim Guldstrand Larsen and Jiří Srba <i>Beactive Systems</i> :   |
| 0  | Modelling, Specification and Verification. Cambridge University Press, 2007.  |
| 9  | Gul Agha, Ian A. Mason, Scott F. Smith, and Carolyn L. Talcott. A Foundation for Actor  |
|    | Computation. JFP, 7:1–72, 1997.   |
| 10 | Gene M. Amdahl. Validity of the Single Processor Approach to Achieving Large Scale  |
|    | Computing Capabilities. In AFIPS Spring Joint Computing Conference, volume 30 of AFIPS  |
|    | Conference Proceedings, pages 483–485, 1967.  |
| 11 | Joe Armstrong. Programming Erlang: Software for a Concurrent World. Pragmatic Bookshelf, 2007   |
| 12 | Los Armetrong Frieng Commun $ACM$ 53(0):68–75–2010  |
| 12 | Stavros Aronis Effective Techniques for Stateless Model Checking PhD thesis Uppsala   |
| 15 | University, Sweden, 2018.   |
| 14 | Duncan Paul Attard, Luca Aceto, Antonis Achilleos, Adrian Francalanza, Anna Ingólfsdóttir,  |
|    | and Karoliina Lehtinen. Better Late than Never or: Verifying Asynchronous Components at   |
|    | Runtime. In FORTE, volume 12719 of LNCS, pages 207–225, 2021.   |
| 15 | Duncan Paul Attard, Ian Cassar, Adrian Francalanza, Luca Aceto, and Anna Ingólfsdóttir.   |
|    | Introduction to Runtime Verification. In Behavioural Types: from Theory to Tools, Automation,   |
| 10 | Control and Robotics, pages 49–76. River, 2017.   |
| 10 | Duncan Paul Attard and Adrian Francalanza. A Monitoring Tool for a Branching-Time Logic.  |
| 17 | Duncan Paul Attard and Adrian Francalanza, Trace Partitioning and Local Monitoring for  |
| 11 | Asynchronous Components, In <i>SEFM</i> , volume 10469 of <i>LNCS</i> , pages 219–235, 2017.  |
| 18 | Roberto Baldoni, Achour Mostéfaoui, and Michel Ravnal. Causal Delivery of Messages with   |
| -  | Real-Time Data in Unreliable Networks. Real Time Syst., 10(3):245–262, 1996.  |
| 19 | Howard Barringer, Yliès Falcone, Klaus Havelund, Giles Reger, and David E. Rydeheard.   |
|    | Quantified Event Automata: Towards Expressive and Efficient Runtime Monitors. In $FM\!,$  |
|    | volume 7436 of <i>LNCS</i> , pages 68–84, 2012.   |
|    | 1<br>2<br>3<br>4<br>5<br>6<br>7<br>8<br>9<br>10<br>11<br>12<br>13<br>14<br>15<br>16<br>17<br>18<br>19   |

- 98220Ezio Bartocci, Yliès Falcone, Borzoo Bonakdarpour, Christian Colombo, Normann Decker,<br/>Klaus Havelund, Yogi Joshi, Felix Klaedtke, Reed Milewicz, Giles Reger, Grigore Rosu, Julien<br/>Signoles, Daniel Thoma, Eugen Zalinescu, and Yi Zhang. First International Competition<br/>on Runtime Verification: Rules, Benchmarks, Tools, and Final Results of CRV 2014. STTT,<br/>21:31-70, 2019.
- 21 Ezio Bartocci, Yliès Falcone, Adrian Francalanza, and Giles Reger. Introduction to Runtime Verification. In *Lectures on Runtime Verification*, volume 10457 of *LNCS*, pages 1–33. Springer, 2018.
- Ezio Bartocci, Yliès Falcone, and Giles Reger. International Competition on Runtime Verifica tion (CRV). In *TACAS*, volume 11429 of *LNCS*, pages 41–49, 2019.
- 992 23 Basho. Bench, 2017. URL: https://github.com/basho/basho\_bench.
- David A. Basin, Felix Klaedtke, and Eugen Zalinescu. Failure-Aware Runtime Verification of
   Distributed Systems. In *FSTTCS*, volume 45 of *LIPIcs*, pages 590–603, 2015.
- 25 Andreas Bauer and Yliès Falcone. Decentralised LTL Monitoring. FMSD, 48:46–93, 2016.
- André Bento, Jaime Correia, Ricardo Filipe, Filipe Araújo, and Jorge Cardoso. Automated
   Analysis of Distributed Tracing: Challenges and Research Directions. J. Grid Comput., 19(1):9,
   2021.
- Shay Berkovich, Borzoo Bonakdarpour, and Sebastian Fischmeister. Runtime Verification
   with Minimal Intrusion through Parallelism. *FMSD*, 46:317–348, 2015.
- 28 Stephen M. Blackburn, Robin Garner, Chris Hoffmann, Asjad M. Khan, Kathryn S. McKinley, Rotem Bentzur, Amer Diwan, Daniel Feinberg, Daniel Frampton, Samuel Z. Guyer, Martin Hirzel, Antony L. Hosking, Maria Jump, Han Bok Lee, J. Eliot B. Moss, Aashish Phansalkar, Darko Stefanovic, Thomas VanDrunen, Daniel von Dincklage, and Ben Wiedermann. The DaCapo Benchmarks: Java Benchmarking Development and Analysis. In *OOPSLA*, pages 169–190, 2006.
- 29 Eric Bodden. The Design and Implementation of Formal Monitoring Techniques. In OOPSLA
   Companion, pages 939–940, 2007.
- 30 Eric Bodden, Laurie J. Hendren, Patrick Lam, Ondrej Lhoták, and Nomair A. Naeem.
   Collaborative Runtime Verification with Tracematches. J. Log. Comput., 20:707–723, 2010.
- 31 Borzoo Bonakdarpour, Pierre Fraigniaud, Sergio Rajsbaum, David A. Rosenblueth, and
   Corentin Travers. Decentralized Asynchronous Crash-Resilient Runtime Verification. In
   CONCUR, volume 59 of LIPIcs, pages 16:1–16:15, 2016.
- 32 Jonas Bonér, Dave Farley, Roland Kuhn, and Martin Thompson. The Reactive Manifesto.
   Technical report, 2014.
- 33 Jonas Bonér and Viktor Klang. Reactive Programming vs. Reactive Systems. Technical report,
   Lightbend Inc., 2016.
- 34 Werner Buchholz. A Synthetic Job for Measuring System Performance. *IBM Syst. J.*, 8:309–318, 1969.
- 102035Christian Bartolo Burlò, Adrian Francalanza, and Alceste Scalas. On the Monitorability of<br/>Session Types, in Theory and Practice. In ECOOP, volume 194 of LIPIcs, pages 20:1–20:30,<br/>2021.10222021.
- 36 Rajkumar Buyya, James Broberg, and Andrzej M. Goscinski. Cloud Computing: Principles and Paradigms. Wiley-Blackwell, 2011.
- 1025 37 Bryan Cantrill. Hidden in Plain Sight. ACM Queue, 4:26–36, 2006.
- 102638Ian Cassar and Adrian Francalanza. On Synchronous and Asynchronous Monitor Instru-1027mentation for Actor-based Systems. In FOCLASA, volume 175 of EPTCS, pages 54–68,10282014.
- 39 Ian Cassar and Adrian Francalanza. On Implementing a Monitor-Oriented Programming
   Framework for Actor Systems. In *IFM*, volume 9681 of *LNCS*, pages 176–192, 2016.
- 40 Ian Cassar, Adrian Francalanza, Duncan Paul Attard, Luca Aceto, and Anna Ingólfsdóttir.
   A Suite of Monitoring Tools for Erlang. In *RV-CuBES*, volume 3 of *Kalpa Publications in Computing*, pages 41–47, 2017.

#### 23:30 Runtime Instrumentation for Reactive Components

- 41 Ian Cassar, Adrian Francalanza, and Simon Said. Improving Runtime Overheads for detectEr.
   In *FESCA*, volume 178 of *EPTCS*, pages 1–8, 2015.
- 42 Francesco Cesarini and Simon Thompson. Erlang Programming: A Concurrent Approach to
   Software Development. O'Reilly Media, 2009.
- 43 Bernadette Charron-Bost, Friedemann Mattern, and Gerard Tel. Synchronous, Asynchronous, and Causally Ordered Communication. *Distributed Comput.*, 9(4):173–191, 1996.
- 44 Natalia Chechina, Kenneth MacKenzie, Simon J. Thompson, Phil Trinder, Olivier Boudeville,
  Viktoria Fordós, Csaba Hoch, Amir Ghaffari, and Mario Moro Hernandez. Evaluating Scalable
  Distributed Erlang for Scalability and Reliability. *IEEE Trans. Parallel Distributed Syst.*,
  28(8):2244–2257, 2017.
- 45 Feng Chen and Grigore Rosu. Java-MOP: A Monitoring Oriented Programming Environment for Java. In *TACAS*, volume 3440 of *LNCS*, pages 546–550, 2005.
- 46 Feng Chen and Grigore Rosu. Mop: An Efficient and Generic Runtime Verification Framework.
   In OOPSLA, pages 569–588, 2007.
- 47 Feng Chen and Grigore Rosu. Parametric Trace Slicing and Monitoring. In *TACAS*, volume
   5505 of *LNCS*, pages 246–261, 2009.
- 48 Maria Christakis, Alkis Gotovos, and Konstantinos Sagonas. Systematic Testing for Detecting
   Concurrency Errors in Erlang Programs. In *ICST*, pages 154–163. IEEE Computer Society,
   2013.
- 49 Christian Colombo and Yliès Falcone. Organising LTL Monitors over Distributed Systems
   with a Global Clock. *FMSD*, 49:109–158, 2016.
- 50 Christian Colombo, Adrian Francalanza, and Rudolph Gatt. Elarva: A Monitoring Tool for
   Erlang. In *RV*, volume 7186 of *LNCS*, pages 370–374, 2011.
- <sup>1057</sup> 51 Christian Colombo, Adrian Francalanza, Ruth Mizzi, and Gordon J. Pace. polyLarva: Runtime
   <sup>1058</sup> Verification with Configurable Resource-Aware Monitoring Boundaries. In *SEFM*, volume
   <sup>1059</sup> 7504 of *LNCS*, pages 218–232, 2012.
- 52 Christian Colombo and Gordon J. Pace. Runtime Verification A Hands-On Approach in Java. Springer, 2022.
- 53 Christian Colombo, Gordon J. Pace, and Gerardo Schneider. LARVA Safer Monitoring of Real-Time Java Programs (Tool Paper). In SEFM, pages 33–37, 2009.
- Markus Dahm. Byte Code Engineering with the BCEL API. Technical report, Java Informa tionstage 99, 2001.
- 55 Jeffrey Dean and Sanjay Ghemawat. MapReduce: Simplified Data Processing on Large
   Clusters. Commun. ACM, 51:107–113, 2008.
- 56 Mathieu Desnoyers and Michel Dagenais. The LTTng Tracer: A Low Impact Performance and
   Behavior Monitor for GNU/Linux. Technical report, École Polytechnique de Montréal, 2006.
- 57 Jay L. Devore and Kenneth N. Berk. Modern Mathematical Statistics with Applications.
   Springer, 2012.
- 58 Jean Dollimore, Tim Kindberg, and George Coulouris. Distributed Systems: Concepts and Design. Addison-Wesley, 2005.
- 1074 59 Eclipse/IBM. OpenJ9, 2021. URL: https://www.eclipse.org/openj9.
- 60 Antoine El-Hokayem and Yliès Falcone. Monitoring Decentralized Specifications. In *ISSTA*, pages 125–135, 2017.
- 61 Antoine El-Hokayem and Yliès Falcone. On the Monitoring of Decentralized Specifications:
   Semantics, Properties, Analysis, and Simulation. ACM Trans. Softw. Eng. Methodol., 29:1:1–
   1:57, 2020.
- 62 Úlfar Erlingsson. The Inlined Reference Monitor Approach to Security Policy Enforcement.
   PhD thesis, Cornell University, US, 2004.
- **63** Úlfar Erlingsson and Fred B. Schneider. SASI Enforcement of Security Policies: A Retrospective.
   In NSPW, pages 87–95, 1999.

#### Aceto et al.

- 108464Yliès Falcone, Klaus Havelund, and Giles Reger. A Tutorial on Runtime Verification. In1085Engineering Dependable Software Systems, volume 34 of NATO Science for Peace and Security1086Series, D: Information and Communication Security, pages 141–175. IOS Press, 2013.
- Yliès Falcone, Srdan Krstic, Giles Reger, and Dmitriy Traytel. A Taxonomy for Classifying
   Runtime Verification Tools. STTT, 23:255–284, 2021.
- 66 Yliès Falcone, Hosein Nazarpour, Saddek Bensalem, and Marius Bozga. Monitoring Distributed
   Component-Based Systems. In *FACS*, volume 13077 of *LNCS*, pages 153–173, 2021.
- 67 Yliès Falcone, Hosein Nazarpour, Mohamad Jaber, Marius Bozga, and Saddek Bensalem.
   Tracing Distributed Component-Based Systems, a Brief Overview. In *RV*, volume 11237 of *LNCS*, pages 417–425, 2018.
- f8 Yliès Falcone, Dejan Nickovic, Giles Reger, and Daniel Thoma. Second International Competition on Runtime Verification CRV 2015. In *RV*, volume 9333 of *LNCS*, pages 405–422, 2015.
- 69 Dror G. Feitelson. From Repeatability to Reproducibility and Corroboration. ACM SIGOPS
   Oper. Syst. Rev., 49:3–11, 2015.
- 1099 **70** Apache Software Foundtation. JMeter, 2020. URL: https://jmeter.apache.org.
- 71 Pierre Fraigniaud, Sergio Rajsbaum, and Corentin Travers. On the Number of Opinions
   Needed for Fault-Tolerant Run-Time Monitoring in Distributed Systems. In *RV*, volume 8734
   of *LNCS*, pages 92–107, 2014.
- 1103 72 Adrian Francalanza. A Theory of Monitors. Inf. Comput., 281:104704, 2021.
- 73 Adrian Francalanza, Luca Aceto, Antonis Achilleos, Duncan Paul Attard, Ian Cassar, Dario
  Della Monica, and Anna Ingólfsdóttir. A Foundation for Runtime Monitoring. In *RV*, volume
  10548 of *LNCS*, pages 8–29, 2017.
- 74 Adrian Francalanza, Jorge A. Pérez, and César Sánchez. Runtime Verification for Decentralised
   and Distributed Systems. In *Lectures on RV*, volume 10457 of *LNCS*, pages 176–210. Springer,
   2018.
- 75 Adrian Francalanza and Aldrin Seychell. Synthesising Correct Concurrent Runtime Monitors.
   *FMSD*, 46:226–261, 2015.
- 1112 76 Sukumar Ghosh. Distributed Systems: An Algorithmic Approach. CRC, 2014.
- 77 Patrice Godefroid. Model Checking for Programming Languages using Verisoft. In *POPL*,
   pages 174–186. ACM Press, 1997.
- 78 Susanne Graf, Doron A. Peled, and Sophie Quinton. Monitoring Distributed Systems Using
  Knowledge. In *FORTE*, volume 6722 of *LNCS*, pages 183–197, 2011.
- 79 Susan L. Graham, Peter B. Kessler, and Marshall K. McKusick. gprof: A Call Graph Execution
   Profiler. In SIGPLAN Symposium on Compiler Construction, pages 120–126. ACM, 1982.
- 80 Jim Gray. The Benchmark Handbook for Database and Transaction Processing Systems.
   Morgan Kaufmann, 1993.
- 112181Radu Grigore, Dino Distefano, Rasmus Lerchedahl Petersen, and Nikos Tzevelekos. Runtime1122Verification Based on Register Automata. In TACAS, volume 7795 of LNCS, pages 260–276,11232013.
- 82 Duncan A. Grove and Paul D. Coddington. Analytical Models of Probability Distributions for
   MPI Point-to-Point Communication Times on Distributed Memory Parallel Computers. In
   *ICA3PP*, volume 3719 of *LNCS*, pages 406–415, 2005.
- 1127 83 Eric A. Hall. Internet Core Protocols: The Definitive Guide. O'Reilly Media, 2000.
- 84 Klaus Havelund, Giles Reger, Daniel Thoma, and Eugen Zalinescu. Monitoring Events that
  Carry Data. In *Lectures on Runtime Verification*, volume 10457 of *LNCS*, pages 61–102.
  Springer, 2018.
- 85 Carl Hewitt, Peter Boehler Bishop, and Richard Steiger. A Universal Modular ACTOR
   Formalism for Artificial Intelligence. In *IJCAI*, pages 235–245, 1973.
- 86 Yongqiang Huang and Hector Garcia-Molina. Exactly-Once Semantics in a Replicated Messaging System. In *ICDE*, pages 3–12. IEEE Computer Society, 2001.

#### 23:32 Runtime Instrumentation for Reactive Components

87 Shams Mahmood Imam and Vivek Sarkar. Savina - An Actor Benchmark Suite: Enabling 1135 Empirical Evaluation of Actor Libraries. In AGERE!@SPLASH, pages 67–80, 2014. 1136 Justin Iurman, Frank Brockners, and Benoit Donnet. Towards Cross-Layer Telemetry. In 88 1137 ANRW, pages 15–21. ACM, 2021. 1138 Richard Jones, Antony Hosking, and Eliot Moss. The Garbage Collection Handbook: The Art 1139 89 of Automatic Memory Management. CRC, 2020. 1140 Nicolai M. Josuttis. SOA in Practice: The Art of Distributed System Design: Theory in 90 1141 Practice. O'Reilly Media, 2007. 1142 91 Saša Jurić. Elixir in Action. Manning, 2019. 1143 Bill Kayser. What is the expected distribution of website response times?, 2017. URL: https://www.ukawa.action.org/actional-acti 92 1144 //blog.newrelic.com/engineering/expected-distributions-website-response-times. 1145 Gregor Kiczales, Erik Hilsdale, Jim Hugunin, Mik Kersten, Jeffrey Palm, and William G. 1146 93 1147 Griswold. An Overview of AspectJ. In ECOOP, volume 2072 of LNCS, pages 327–353, 2001. Moonzoo Kim, Mahesh Viswanathan, Sampath Kannan, Insup Lee, and Oleg Sokolsky. Java-94 1148 MaC: A Run-Time Assurance Approach for Java Programs. FMSD, 24:129–155, 2004. 1149 95 Hermann Kopetz. Real-Time Systems: Design Principles for Distributed Embedded Applications 1150 (Real-Time Systems Series). Springer, 2011. 1151 Ajay D. Kshemkalyani and Mukesh Singhal. Distributed Computing: Principles, Algorithms, and Systems. Cambridge University Press, 2011. 1153 Roland Kuhn, Brian Hanafee, and Jamie Allen. Reactive Design Patterns. Manning, 2016. 1154 Leslie Lamport. Time, Clocks, and the Ordering of Events in a Distributed System. Commun. 1155 98 ACM, 21(7):558-565, 1978. 1156 Leslie Lamport, Robert E. Shostak, and Marshall C. Pease. The Byzantine Generals Problem. 99 1157 ACM Trans. Program. Lang. Syst., 4:382-401, 1982. 1158 100 Julien Lange and Nobuko Yoshida. Verifying Asynchronous Interactions via Communicating 1159 Session Automata. In CAV, volume 11561 of LNCS, pages 97-117, 2019. 1160 Paul Lavery and Takuo Watanabe. An Actor-Based Runtime Monitoring System for Web and 1161 101 Desktop Applications. In SNPD, pages 385–390. IEEE Computer Society, 2017. 1162 Philipp Lengauer, Verena Bitto, Hanspeter Mössenböck, and Markus Weninger. A Compre-102 1163 hensive Java Benchmark Study on Memory and Garbage Collection Behavior of DaCapo, 1164 DaCapo Scala, and SPECjvm2008. In ICPE, pages 3-14, 2017. 1165 Bryon C. Lewis and Albert E. Crews. The Evolution of Benchmarking as a Computer 1166 103 Performance Evaluation Technique. MIS Q., 9:7-16, 1985. 1167 Jay Ligatti, Lujo Bauer, and David Walker. Edit Automata: Enforcement Mechanisms for 1168 104 Run-Time Security Policies. Int. J. Inf. Sec., 4:2–16, 2005. 1169 105 Zhen Liu, Nicolas Niclausse, and César Jalpa-Villanueva. Traffic Model and Performance 1170 Evaluation of Web Servers. Perform. Evaluation, 46:77–100, 2001. 1171 Qingzhou Luo and Grigore Rosu. EnforceMOP: A Runtime Property Enforcement System for 106 1172 Multithreaded Programs. In ISSTA, pages 156–166, 2013. 1173 Deep Medhi and Karthik Ramasamy. Chapter 3 - routing protocols: Framework and principles. 107 1174 In Network Routing (Second Edition), The Morgan Kaufmann Series in Networking, pages 1175 64-113. Morgan Kaufmann, 2018. 1176 Silvana M. Melo, Jeffrey C. Carver, Paulo S. L. Souza, and Simone R. S. Souza. Empirical 108 1177 Research on Concurrent Software Testing: A Systematic Mapping Study. Inf. Softw. Technol., 1178 105:226-251, 2019. 1179 109 Patrick O'Neil Meredith, Dongyun Jin, Dennis Griffith, Feng Chen, and Grigore Rosu. An 1180 Overview of the MOP Runtime Verification Framework. STTT, 14:249–289, 2012. 1181 110 Patrick O'Neil Meredith and Grigore Rosu. Efficient Parametric Runtime Verification with 1182 Deterministic String Rewriting. In ASE, pages 70-80, 2013. 1183 Microsoft. MSDN, 2021. URL: https://msdn.microsoft.com. 111 1184 Ian Molyneaux. The Art of Application Performance Testing 2e. O'Reilly Media, 2014. 1185 112

- 113 Menna Mostafa and Borzoo Bonakdarpour. Decentralized Runtime Verification of LTL
   Specifications in Distributed Systems. In *IPDPS*, pages 494–503, 2015.
- 118 114 Nicholas Nethercote and Julian Seward. Valgrind: A Framework for Heavyweight Dynamic
   Binary Instrumentation. In *PLDI*, pages 89–100. ACM, 2007.
- 1190 115 Rumyana Neykova. Multiparty Session Types for Dynamic Verification of Distributed Systems.
   1191 PhD thesis, Imperial College London, UK, 2017.
- 1192 116 Rumyana Neykova and Nobuko Yoshida. Let it Recover: Multiparty Protocol-Induced Recovery.
   1193 In CC, pages 98–108, 2017.
- 1194 117 Rumyana Neykova and Nobuko Yoshida. Multiparty Session Actors. LMCS, 13, 2017.
- 1195 118 Nicolas Niclausse. Tsung, 2017. URL: http://tsung.erlang-projects.org.
- 119 Scott Oaks. Java Performance: In-Depth Advice for Tuning and Programming Java 8, 11,
   and Beyond. CRC, 2020.
- Martin Odersky, Lex Spoon, Bill Venners, and Frank Sommers. *Programming in Scala*. Artima
   Inc., 2021.
- 121 Athanansios Papoulis. Probability, Random Variables, and Stochastic Processes. McGraw Hill,
   1201 1991.
- 122 Aleksandar Prokopec, Andrea Rosà, David Leopoldseder, Gilles Duboscq, Petr Tuma, Martin
   Studener, Lubomír Bulej, Yudi Zheng, Alex Villazón, Doug Simon, Thomas Würthinger, and
   Walter Binder. Renaissance: Benchmarking Suite for Parallel Applications on the JVM. In
   *PLDI*, pages 31–47, 2019.
- 1206 123 Kevin Quick. Thespian, 2020. URL: https://thespianpy.com/doc.
- 1207 124 Giles Reger, Helena Cuenca Cruz, and David E. Rydeheard. MarQ: Monitoring at Runtime
   1208 with QEA. In *TACAS*, volume 9035 of *LNCS*, pages 596–610, 2015.
- 125 Giles Reger, Sylvain Hallé, and Yliès Falcone. Third International Competition on Runtime
   1210 Verification CRV 2016. In *RV*, volume 10012 of *LNCS*, pages 21–37, 2016.
- 121 126 Giles Reger and David E. Rydeheard. From First-Order Temporal Logic to Parametric Trace
   1212 Slicing. In *RV*, volume 9333 of *LNCS*, pages 216–232, 2015.
- 1213 127 Sartaj Sahni and George L. Vairaktarakis. The Master-Slave Paradigm in Parallel Computer
   1214 and Industrial Settings. J. Glob. Optim., 9:357–377, 1996.
- 1215 128 Raja R. Sambasivan, Ilari Shafer, Jonathan Mace, Benjamin H. Sigelman, Rodrigo Fonseca,
   1216 and Gregory R. Ganger. Principled Workflow-Centric Tracing of Distributed Systems. In
   1217 SoCC, pages 401–414. ACM, 2016.
- 1218 129 Torben Scheffel and Malte Schmitz. Three-Valued Asynchronous Distributed Runtime Verific-1219 ation. In *MEMOCODE*, pages 52–61, 2014.
- 120 130 Fred B. Schneider. Enforceable Security Policies. ACM Trans. Inf. Syst. Secur., 3:30–50, 2000.
- 131 Joshua Schneider, David A. Basin, Frederik Brix, Srdan Krstic, and Dmitriy Traytel. Scalable
   Online First-Order Monitoring. Int. J. Softw. Tools Technol. Transf., 23:185–208, 2021.
- 132 Koushik Sen, Grigore Rosu, and Gul Agha. Runtime Safety Analysis of Multithreaded
   Programs. In ESEC / SIGSOFT FSE, pages 337–346, 2003.
- 123 Koushik Sen, Grigore Rosu, and Gul Agha. Online Efficient Predictive Safety Analysis of
   Multithreaded Programs. Int. J. Softw. Tools Technol. Transf., 8:248–260, 2006.
- 127 134 Koushik Sen, Abhay Vardhan, Gul Agha, and Grigore Rosu. Efficient Decentralized Monitoring
   128 of Safety in Distributed Systems. In *ICSE*, pages 418–427, 2004.
- 135 Andreas Sewe, Mira Mezini, Aibek Sarimbekov, and Walter Binder. DaCapo con Scala: design and analysis of a Scala benchmark suite for the JVM. In *OOPSLA*, pages 657–676, 2011.
- 1231 **136** SPEC. SPECjvm2008, 2008. URL: https://www.spec.org/jvm2008.
- 1232 **137** Eric Stenman. The Erlang Runtime System. 2023.
- 123 138 Sasu Tarkoma. Overlay Networks: Toward Information Networking. Auerbach, 2010.
- 1234 139 The Pony Team. Ponylang, 2021. URL: https://tutorial.ponylang.io.
- 140 Ulf T. Wiger, Gösta Ask, and Kent Boortz. World-Class Product Certification using Erlang.
   ACM SIGPLAN Notices, 37(12):25–34, 2002.

# 23:34 Runtime Instrumentation for Reactive Components

- $^{1237}$   $\,$  141  $\,$  Jiali Yao, Zhigeng Pan, and Hongxin Zhang. A Distributed Render Farm System for Animation
- Production. In ICEC, volume 5709 of LNCS, pages 264–269, 2009.
- 1239142Teng Zhang, Greg Eakman, Insup Lee, and Oleg Sokolsky. Overhead-Aware Deployment of1240Runtime Monitors. In RV, volume 11757 of LNCS, pages 375–381, 2019.



**Figure 10** Legend and notation for figures

# A Appendix A: Auxiliary Instrumentation Logic

The operations DISPATCH $(m, i_{T})$  and FORWD $(r, i_{T})$  given in alg. 4 enable tracers to perform 1242 next-hop routing, as described in sec. 3. DISPATCH embeds an evt or dtc acknowledgement 1243 message m into a rtd packet, which is sent to the next-hop tracer with PID  $i_{\rm T}$ . In the 1244 packet, DISPATCH also inserts the PID of the invoker tracer, obtained via the function self(). 1245 This is the PID of the *dispatch tracer*, and is used when a *forwarded*  $\rightarrow$  event results in 1246 the instrumentation of a new SuS process (line 20 in alg. 3). Upon instrumenting the SuS 1247 PID carried by  $\neg$ , the tracer issues a dtc request to that dispatch tracer PID. The function 1248 DETACH $(i_{\rm s}, i_{\rm T})$  encapsulates the detachment logic. It signals the dispatch tracer with PID  $i_{\rm T}$ 1249 that the SuS PID  $i_s$  is being traced by the *current* tracer with PID  $j_T = self()$ ; see line 13 1250 in alg. 2 and line 13 in alg. 4. Before sending the dtc request, DETACH uses PREEMPT so 1251 that the current tracer  $j_{\rm T}$  takes over the tracing of SuS PID  $i_{\rm S}$ . FORWARD $(r, i_{\rm T})$  passes on 1252 the specified rtd packet r to the next-hop,  $i_{\rm T}$ . TRYGC determines whether a tracer can be 1253 safely terminated by confirming that the traced-processes and routing maps for a tracer are 1254 both empty. 1255

Alg. 4 also includes the function TRACER used by alg. 2 to spawn the core logic of algs. 1 and 3 to execute in a separate tracer process. TRACER accepts four parameters:

- 1258 1.  $\sigma$ , the state of the parent tracer,
- **2.**  $\varsigma_{\rm M}$ , the RV monitor signature utilised by the function ANALYSEEVT in algs. 1 and 3 to analyse trace events incrementally,
- 1261 **3.**  $i_{\rm S}$ , the PID of the SuS process to instrument, and
- $\iota_{1262}$  4.  $\iota_{T}$ , the PID of the dispatch tracer (from the rtd packet) to which the dtc request is issued.

The process tracing functions TRACE, CLEAR and PREEMPT described in sec. 3 are listed in alg. 5. TRACE and CLEAR abstract the inner workings of the EVM tracing exposed via the

| <b>Expect:</b> $m = \langle \text{evt}, \ell, \imath_{\text{S}}, \jmath_{\text{S}}, \varsigma_{\text{S}} \rangle \lor m = \langle \text{dtc}, \imath_{\text{T}}, \imath_{\text{S}} \rangle$<br><sup>1</sup> <b>def</b> DISPATCH $(m, \imath_{\text{T}})$<br><sup>2</sup> $\imath_{\text{T}} ! \langle \text{rtd}, \text{self}(), m \rangle$ | 11 <b>def</b> TRACER( $\sigma$ , $\varsigma_{M}$ , $\imath_{S}$ , $\imath_{T}$ )<br># New tracer state $\sigma'$ initialised with:<br># 1. empty routing map, $\emptyset$   |
|---|---|
| 3 def DETACH $(i_{\mathrm{S}}, i_{\mathrm{T}})$<br>4 $j_{\mathrm{T}} \leftarrow self()$<br>5 PREEMPT $(i_{\mathrm{S}}, j_{\mathrm{T}}) \#$ This tracer takes over<br>6 $i_{\mathrm{T}} ! \langle dtc, j_{\mathrm{T}}, i_{\mathrm{S}} \rangle$   | # 2. copy of instrumentation map, $\sigma \cdot \Lambda$<br># 3. traced-process map with first process<br># to trace, $\imath_s$<br>12 $\sigma' \leftarrow \langle \Pi \leftarrow \emptyset, \sigma \cdot \Lambda, \Gamma \leftarrow \{ \langle \imath_s, \bullet \rangle \} \rangle$<br># Issue dtc request for SuS PID $\imath_s$ |
| Expect: $r = \langle rtd, i_T, m \rangle$<br>7 def FORWD $(r, i_T)$<br>8 $i_T ! r$  | # to dispatch tracer $i_T$<br>13 DETACH $(i_S, i_T)$  |
| 9 <b>def</b> TRYGC( $\sigma$ )<br>10 <b>if</b> ( $\sigma$ . $\Gamma = \emptyset \land \sigma$ . $\Pi = \emptyset$ ) Terminate tracer  | <ul> <li># Start with empty trace buffer κ and in</li> <li># • mode to prioritise forwarded messages</li> <li>14 LOOP•(σ', SM)</li> </ul>   |

| ■ Algorithm 4 Operations used by the direct (•) and priori | sy (• | •) | tracer | loops |
|--|-------|----|--------|-------|
|--|-------|----|--------|-------|

#### 23:36 Runtime Instrumentation for Reactive Components

| Algorithm 5 Abstraction of the operations onered by process tracing   |   |  |  |  |  |
|---|---|--|--|--|--|
| <sup>1</sup> <b>def</b> Trace $(i_{\rm S}, i_{\rm T})$  | 9 <b>def</b> $CLEAR(i_S, i_T)$  |  |  |  |  |
| <sup>2</sup> <b>if</b> ( $i_{\rm S}$ is <b>not</b> traced)  | 10 <b>if</b> $(\imath_{\rm S} \text{ is traced})$   |  |  |  |  |
| $_3$ Set tracer for SuS PID $\imath_{\rm S}$ to $\imath_{\rm T}$  | 11 Clear tracer $i_{\rm T}$ from SuS PID $i_{\rm S}$  |  |  |  |  |
| # Child processes of $i_s$ , their children, etc.   | # Child processes of $i_s$ , their children, etc.   |  |  |  |  |
| # inherit $i_T$ , tracing assumption $A_2$  | # still traced by $\iota_{T}$ , tracing assumption $A_{2}$  |  |  |  |  |
| 4 while tracer of $i_{\rm S}$ is set do   | 12 repeat   |  |  |  |  |
| $\# Read \ details \ of \ next \ trace \ event \ of \ \imath_s$   | 13 no-op  |  |  |  |  |
| $_{5}$ $\ell, \imath_{\mathrm{S}}, \jmath_{\mathrm{S}}, \varsigma_{\mathrm{S}} \leftarrow \mathrm{trace} \ \mathrm{event} \ \mathrm{exhibited} \ \mathrm{by} \ \imath_{\mathrm{S}}$   | 14 <b>until</b> events of $i_{\rm S}$ <b>are</b> delivered to $i_{\rm T}$   |  |  |  |  |
| # Encode details as message, see sec. 2.2<br>$e = \langle \text{evt}, \ell, \imath_{\text{S}}, \jmath_{\text{S}}, \varsigma_{\text{S}} \rangle$<br>$\imath_{\text{T}} ! e \# \text{Send event to trace buffer of } \imath_{\text{T}}$<br>$\mathbf{s}  \text{end while}$ | 15 <b>def</b> PREEMPT $(i_{s}, i_{T})$<br>16 $i'_{T} \leftarrow$ current tracer of SuS PID $i_{s}$<br>17 CLEAR $(i_{s}, i'_{T}) \#$ Tracer $i'_{T}$ stops tracing $i_{s}$<br>18 TRACE $(i_{s}, i_{T}) \#$ Tracer $i_{T}$ starts tracing $i_{s}$ |  |  |  |  |

**Algorithm 5** Abstraction of the operations offered by process tracing

Erlang built-in primitive trace, and the underlying operation of our offline tracing engine described in sec. 4.1 and app. B.

The function START in alg. 6 launches the SuS and root tracer in tandem. START accepts the main SuS function signature  $\zeta_s$  together with the instrumentation map,  $\Lambda$ . *Copies* of this map (see line 12 in alg. 4) are propagated between tracers, enabling them to determine whether a spawned SuS process requires instrumentation through a separate tracer. To safeguard against the initial loss of trace events, the SuS is launched in a *paused* state (line 2). This permits the root tracer to start tracing the root system process that runs  $\zeta_s$ . ROOT resumes the system (line 6), and begins its trace inspection in *direct* mode, as line 8 shows.

**Algorithm 6** Launching root SuS and tracer processes

| <sup>1</sup> <b>def</b> Start( $\varsigma_s, \Lambda$ )   | 4 def Root $(i_{\rm s},\Lambda)$  |
|---|---|
| # Pausing allows root tracer to be set  | 5 $TRACE(i_S, self())$  |
| # up; no initial message loss   | 6 Resume root SuS process with PID $i_{\rm S}$  |
| $_{2}$ $i_{\rm S} \leftarrow {\sf spwn}(\varsigma_{\rm S})$ in paused mode  | $_{7}$ $\sigma \leftarrow \langle \Pi \leftarrow \emptyset, \Lambda, \Gamma \leftarrow \{ \langle \imath_{s}, \circ \rangle \} \rangle$ |
| $\imath_{\scriptscriptstyle \mathrm{T}} \leftarrow spwn(\mathrm{ROOT}(\imath_{\scriptscriptstyle \mathrm{S}},\Lambda))$ | s Loop $_{\circ}(\sigma, \perp)$  |

# 1274 **B** Appendix B: Offline Tracing and Algorithm Invariants

**RIARC** can be extended with the event reordering scheme described when the underlying 1275 tracing infrastructure does not guarantee tracing assumption  $A_4$ . This can be done in Erlang 1276 by peeking at the mailbox using the built-in primitive process\_info. In principle, this 1277 is inefficient if the mailbox contains many messages [42]. We, however, remark that in 1278 practice, such inefficiency arises only in the extreme case where  $\rightarrow$  events are deposited into 1279 a tracer mailbox in exactly the reverse order in which descendant processes are spawned. 1280 Alternatively, one can use an auxiliary trace buffer (e.q. a list) that is populated by dequeuing 1281 the tracer mailbox first. Both amendments can be made on lines 3 of algs. 1 and 3. 1282

# 1283 B.1 Offline Tracing

Ex. 7 sketches below how our offline tracing engine operates. Internally, it uses tracer buffers and sets of processes to rearrange process  $\rightarrow$  events for descendant SuS processes. The tracing engine rearranges  $\rightarrow$  events using the PID information they carry. In doing so, it recovers the happens-before causality between each  $\rightarrow$  event. Concurrent  $\rightarrow$  events for sibling processes, such as when process *P* spawns *Q* and *R*, are not reordered.

**Example 7** (Reordering spawn events). Suppose the tracer  $T_P$  with PID  $p_T$  registers to trace the SuS process P with PID  $p_s$ . P spawns process Q, which, in turn, spawns R, as in fig. 5a.  $T_P$  invokes  $\text{TRACE}(p_s, p_T)$ , which registers its PID  $p_T$  with the tracing engine. The tracing engine assigns the empty trace buffer B and set  $S = \{p_s\}$  to  $p_T$ .

**Scan 1.** When the event  $e_1 = \langle \text{evt}, ?, q_{\text{s}} \rangle$  is read into B, the engine does not deliver it to  $p_{\text{T}}$ . The occurs because none of the SuS PID values in S match the value of the originator PID in the  $?_Q$  event, *i.e.*,  $e_1 \cdot i_{\text{s}} = q_{\text{s}} \notin \{p_{\text{s}}\}$ .

1296 Scan 2. Event  $e_2 = \langle \text{evt}, \diamond, q_{\text{s}}, r_{\text{s}}, f_{\text{s}_R} \rangle$  is read next into the buffer. A scan is performed but 1297 no action is taken, as  $e_2 \cdot i_{\text{s}} = q_{\text{s}} \notin \{p_{\text{s}}\}$ . *B* now contains '?<sub>Q</sub>. $\Rightarrow_Q$ '.

**Scan 3.** Events  $e_3 = \langle \text{evt}, \neg \rangle, p_s, q_s, f_{s_Q} \rangle$  and  $e_4 = \langle \text{evt}, !, p_s, q_s \rangle$  are appended to B. The engine scans B and dequeues  $\langle \text{evt}, \neg \rangle, p_s, q_s, f_{s_Q} \rangle$  since the value of the originator PID  $e_3 \cdot i_s = p_s$ is contained in  $\{p_s\}$ . This triggers the event  $\neg _P$  to be delivered to  $T_P$ . Additionally, the engine sets  $S = \{p_s, q_s\}$  per the inheritance tracing assumption  $A_2$  of sec. 2.

**Scan 4.** Updating S triggers another buffer scan to check whether any events require dequeuing. The event  $\langle \text{evt},?,q_{\text{s}} \rangle$  is dequeued and delivered to  $T_P$ , since now,  $e_1.i_{\text{s}} = q_{\text{s}} \in \{p_{\text{s}},q_{\text{s}}\}$ . Similarly,  $\langle \text{evt}, \diamondsuit, q_{\text{s}}, r_{\text{s}}, f_{\text{s}_R} \rangle$  is dequeued and delivered to  $T_P$ . S is updated to  $\{p_{\text{s}},q_{\text{s}},r_{\text{s}}\}$ . The engine continues scanning the buffer and dequeues  $\langle \text{evt},!,p_{\text{s}},q_{\text{s}} \rangle$ , which it delivers to  $T_P$ .



**Figure 11** Online tracing via the EVM and offline tracing based on replayed trace files

#### 23:38 Runtime Instrumentation for Reactive Components

1307 Scan 5. Since B is empty, the update in S does not trigger another buffer scan. The engine 1308 pauses until new events are read into the buffer.

The input trace in the buffer  $?_Q . \diamond_Q . \diamond_P . !_P$  has been delivered to  $T_P$  as  $\diamond_P . ?_Q . \diamond_Q . !_P'$ , matching the one shown in fig. 5a.

**Example 8** (Other interleaved executions). Other executions are possible. The input buffer  $(?_Q, \neg_P, \neg_Q, !_P)$  results in the same trace  $(\neg_P, ?_Q, \neg_Q, !_P)$  of fig. 5a reaching  $T_P$ .

We underscore that the *input* traces  $?_Q . \diamond_Q . \diamond_P .!_P$  and  $?_Q . \diamond_P . \diamond_Q .!_P$  from exs. 7 and 8 observe *trace consistency* of def. 1 w.r.t. *P* and *Q*. For instance, the input trace  $(\diamond_Q .?_Q . \diamond_P .!_P)$ is inconsistent w.r.t. *Q*. Ex. 9 shows that our tracing engine preserves *trace identity*, *i.e.*, a consistent trace with the correct causal ordering between  $\diamond$  events in descendant SuS processes is not modified.

**Example 9** (Trace identity). For the same tracer set-up of ex. 7, *i.e.*,  $T_P$  initially tracing *P*, the buffer  $e_1 = \langle \text{evt}, \diamondsuit, p_{\text{s}}, q_{\text{s}}, f_{\text{s}_Q} \rangle \cdot e_2 = \langle \text{evt}, ?, q_{\text{s}} \rangle \cdot e_3 = \langle \text{evt}, !, p_{\text{s}}, q_{\text{s}} \rangle \cdot e_4 = \langle \text{evt}, \diamondsuit, q_{\text{s}}, r_{\text{s}}, f_{\text{s}_R} \rangle',$ and  $T = \{p_{\text{s}}\}$ , our trace engine performs the following scans:

**Scan 1.** Event  $e_1 = \langle \text{evt}, \neg \rangle, p_s, q_s, f_{s_Q} \rangle$  is read and delivered to  $T_P$  since  $e_1 \cdot i_s = p_s \in \{p_s\}$ . *T* is updated to  $\{p_s, q_s\}$ , by tracing assumption  $A_2$ .

**Scan 2.** The update in T triggers the next scan. Event  $e_2 = \langle \text{evt}, ?, q_s \rangle$  is delivered to  $T_P$ , as  $e_2 \cdot i_s = q_s \in \{p_s, q_s\}$ . The events  $\langle \text{evt}, !, p_s, q_s \rangle$  and  $\langle \text{evt}, \diamondsuit, q_s, r_s, f_{s_R} \rangle$  follow, and T is updated to  $\{p_s, q_s, r_s\}$ .

**Scan 3.** B is empty and no buffer scan is performed.

The event sequence  $(\neg_P, ?_Q, !_P, \neg_Q)$  in our initial buffer is delivered to  $T_P$  unchanged.

#### **1328** B.2 Algorithm Invariants

The invariants listed below ensure the correct handling of evt, dtc, rtd and messages by 1329 tracers. Lines 37, 51, and 60 in alg. 1, and lines 45 and 50 in alg. 3 include the main invariants 1330 below (respectively  $I_{17}$ ,  $I_{20}$ , and  $I_{19}$  in alg. 1 and  $I_{22}$  in alg. 3). We elide the remaining 1331 invariants from algs. 1 and 3 in favour of presentation conciseness. As is the case with the 1332 invariants I<sub>17</sub>, I<sub>19</sub>, I<sub>20</sub>, and I<sub>22</sub>, our Erlang realisation of RIARC implements the elided ones 1333 as assert and fail statements. These invariants reason about general properties the tracer 1334 choreography should observe at all times. For instance, our invariants guarantee properties, 1335 such as, 'every trace event that is dispatched by the dispatch tracer eventually reaches the 1336 intended tracer', that 'the monitor choreography grows dynamically', and that 'redundant 1337 tracers are always garbage collected'. The invariants make use of three notions introduced in 1338 the main paper, which we recall for the benefit of readers. 1339

- Note 10 (Tracers and messages).
- Dispatch tracer, sec. 3.2. A tracer that receives trace events meant to be handled by another tracer,
- Forwarded message, sec. 3.2. An evt or dtc message that is embedded in a rtd packet dispatched by a dispatch tracer,
- Direct trace event, sec. 3.3. An evt event that is not dispatched by a dispatched tracer but gathered from a SuS process via tracing.

<sup>1347</sup> We organise invariants into two categories: the first describes properties of the tracer <sup>1348</sup> DAG topology, while the second focusses on tracer coordination and correct message delivery.

- Tracer choreography invariants Ensure that a DAG topology between tracers is always
   maintained by dynamic message routing.
- <sup>1351</sup>  $I_1$  A tracer *never* terminates unless its routing ( $\Pi$ ) and traced-processes ( $\Gamma$ ) maps are empty.
- $I_{2}$  A tracer *never* adds a SuS PID that already exists in its traced-processes map  $\Gamma$ .
- $I_{33}$  I<sub>3</sub> A tracer *never* removes an inexistent SuS PID from its traced-processes map  $\Gamma$ .
- In It A tracer always acts on a  $\rightarrow$  event by adding the spawned SuS PID to its traced-processes map  $\Gamma$ . Requires invariant  $I_2$  to hold.
- Is a tracer always acts on an  $\star$  event by removing the SuS PID from its traced-processes map  $\Gamma$ . Requires invariant  $I_{\beta}$  to hold.
- 1358  $I_6$  A tracer *never* adds a next-hop that already exists in its routing map  $\Pi$ .
- <sup>1359</sup>  $I_7$  A tracer *never* removes an inexistent next-hop from its routing map  $\Pi$ .
- $I_{8}$  A tracer always acts on a  $\rightsquigarrow$  event by adding a next-hop for the spawned SuS PID to its routing map  $\Pi$ . Requires invariant  $I_6$  to hold.
- Iso A dispatch tracer that dispatches a  $\sim$  event always adds a next-hop for the spawned SuS PID to its routing map  $\Pi$ . Requires invariant  $I_6$  to hold.
- <sup>1364</sup>  $I_{10}$  A tracer that forwards a  $\diamond$  event *always* adds a next-hop for the spawned SuS PID to its <sup>1365</sup> routing map  $\Pi$ . *Requires invariant*  $I_6$  to hold.
- <sup>1366</sup> I<sub>11</sub> A dispatch tracer that dispatches a dtc acknowledgement *always* removes the corresponding <sup>1367</sup> next-hop for the detached SuS PID from its routing map  $\Pi$ . *Requires invariant*  $I_{\gamma}$  to <sup>1368</sup> *hold*.
- $I_{120}$  I<sub>12</sub> A tracer that forwards a dtc acknowledgement *always* removes the corresponding next-hop
- for the detached SuS PID from its routing map  $\prod$ . Requires invariant  $I_{\gamma}$  to hold.
- 1371 Message routing invariants Ensure that trace events are reported soundly to monitors.
- <sup>1372</sup>  $I_{13}$  A tracer *never* dispatches or forwards an evt or dtc message unless a route exists in its <sup>1373</sup> routing map  $\Pi$ . *Requires invariants*  $I_8 - I_{10}$  to hold.
- $I_{1374}$   $I_{14}$  A tracer in mode *always* prioritises rtd packets until it switches to  $\circ$  mode.
- <sup>1375</sup>  $I_{15}$  A tracer in mode *always* transitions to  $\circ$  mode only if all of the SuS PIDs in its <sup>1376</sup> traced-processes map  $\Gamma$  are marked as  $\circ$  or  $\Gamma$  is empty.
- <sup>1377</sup>  $I_{16}$  The total amount of dtc requests a tracer issues is *always* equal to the sum of the number <sup>1378</sup> of SuS PIDs in its traced-processes map  $\Gamma$  and the number of terminated SuS PIDs for <sup>1379</sup> the tracer. *Requires invariants*  $I_4$  and  $I_5$  to hold.
- <sup>1380</sup>  $I_{17}$  A tracer in  $\circ$  mode *always* acts on a dtc request by dispatching it to the next-hop. *Requires* <sup>1381</sup> *invariants*  $I_{11}$  and  $I_{13}$  to hold (see line 37 in alg. 1).
- <sup>1382</sup> If dispatching is not possible, the dtc request is incorrectly issued.
- <sup>1383</sup>  $I_{18}$  A tracer in  $\circ$  mode *always* acts on a direct evt by analysing or dispatching it to the <sup>1384</sup> next-hop. *Requires invariant*  $I_{13}$  to hold.
- <sup>1385</sup>  $I_{19}$  A tracer in  $\circ$  mode *always* acts on a dispatched evt by forwarding it to the next-hop. <sup>1386</sup> *Requires invariant*  $I_{13}$  *to hold* (see line 60 in alg. 1).
- Analysing a dispatched evt in  $\circ$  mode means that the tracer dequeued a priority event, violating invariant I<sub>14</sub>.
- <sup>1389</sup>  $I_{20}$  A tracer in  $\circ$  mode *always* acts on a dispatched dtc acknowledgement by forwarding it to <sup>1390</sup> the next-hop. *Requires invariants*  $I_{12}$  and  $I_{13}$  to hold (see line 51 in alg. 1).
- Handling a dispatched dtc acknowledgement in  $\circ$  mode means that the tracer dequeued a priority acknowledgement, violating invariant  $I_{14}$ .
- <sup>1393</sup>  $I_{21}$  A tracer in mode *always* acts on a dispatched evt by analysing or forwarding it to the <sup>1394</sup> next-hop. *Requires invariant*  $I_{13}$  to hold.

### 23:40 Runtime Instrumentation for Reactive Components

- A tracer in  $\bullet$  mode never dispatches events. Only tracers in  $\circ$  mode can dispatch events, which are always direct events. Dispatching in  $\bullet$  mode means that the tracer dequeued a
- non-priority event, violating invariant  $I_{14}$ .
- <sup>1398</sup>  $I_{22}$  A tracer in mode *always* acts on a dispatched dtc acknowledgement by handling or <sup>1399</sup> forwarding it to the next-hop. *Requires invariants*  $I_{12}$  and  $I_{13}$  to hold (see lines 45 and <sup>1400</sup> 50 in alg. 3).
- A tracer in mode never dispatches dtc acknowledgements. Only dispatch tracers in •
- 1402 mode can dispatch dtc acknowledgements, which are always received from the tracers
- <sup>1403</sup> wishing to detach a SuS PID from the dispatch tracer. Dispatching in mode means
- that the tracer dequeued a non-priority command, violating invariant  $I_{14}$ .

# **1405 C** Appendix C: Empirical Evaluation

App. C.1 details why existing benchmarking tools adopted in monolithic RV are inapplicable 1406 to our work. We use BenchCRV, which is tailored for setting up and building experiments 1407 that target RV for reactive systems; see apps. C.2 and C.3. The message numbering scheme 1408 BenchCRV employs in its master-worker models provides monitoring tools with a hook to 1409 implement assertions about trace events. We rely on this feature to ensure trace soundness 1410 in experiments. Our experiment set-up is summarised in app. C.4, along with a list of 1411 precautions in app. C.5. App. C.6 concludes with results supporting our arguments and 1412 conclusions in the main text. 1413

# <sup>1414</sup> C.1 Benchmarking

Benchmarking is a standard method of gauging runtime overhead in software [103, 80, 1415 36]. Established benchmarks such as SPECjvm2008 [136], DaCapo [28], Renaissance [122] 1416 ScalaBench [135]—developed for fine-tuning aspects of the JVM and actor libraries—are used 1417 by the RV community to assess the applicability of monitoring, e.g. see [116, 47, 46, 124, 30, 1418 109, 81]. These frameworks rely on third-party off-the-shelf (OTS) programs to broaden and 1419 diversify benchmark coverage. Synthetic benchmarks, e.g. Savina [87], are an alternative way 1420 to perform benchmarking [34] and offer benefits over their OTS program-based analogues. 1421 For instance, parameters are used to induce variations in the core benchmark behaviour, 1422 enabling them to reproduce and control the repeatability of experiments. Interested readers 1423 are referred to [7] for a detailed account of the pros of synthetic benchmarking. All the 1424 benchmarking tools cited are *not* built with concurrency in mind, *e.g.* cannot generate high 1425 workloads that follow profiles typical in practice [7]. Along with synthetic benchmarking tools by the RV community [20, 68, 125, 22], the former ones gather metrics specific to 1427 monolithic batch-style programs (e.g. execution slowdown), which are orthogonal to reactive 1428 systems. These reasons make these tools inapplicable to our setting. 1429

### 1430 C.2 BenchCRV workload parameters

BenchCRV generates workloads based on profiles observed in practice. A workload profile 1431 dictates how the master spreads its creation of worker processes along the loading timeline, 1432 specified by the parameter t in seconds (s). The volume of workers per run is set via the 1433 parameter n. Every task the master allocates a worker consists of a *batch* of requests that 1434 the worker receives and echoes back to the master. The number of requests batched in one 1435 task is given by the parameter w. BenchCRV uses w to generate different batch sizes for each 1436 worker to induce a modicum of variability in the master-worker models it generates. The 1437 actual batch size is generated within the range w by drawing the number of work requests 1438 from a normal distribution with mean  $\mu = w$  and standard deviation  $\sigma = \mu \times 0.02$ . 1439

BenchCRV tool offers three load profiles.

**Steady** models scenarios where the SuS operates under stable conditions. The Steady workload is modelled on homogeneous Poisson distribution with *rate*  $\lambda$ , which specifies the mean number of workers created per second along the loading timeline with the duration  $t = \lceil n/\lambda \rceil$ .

1445Pulse models scenarios where the SuS experiences gradually rising and falling loads. The1446Pulse workload is configured by the spread parameter  $\eta$ , which determines how slowly or1447sharply the load increases as it nears its peak, halfway along t. Pulses are modelled on a1448Normal distribution with  $\mu = t/2$  and  $\sigma = \eta$ .

#### 23:42 Runtime Instrumentation for Reactive Components

| Param    | Description                                 | Param                | Description                                 |
|----------|---|----------------------|---|
| n        | Total number of worker                      | λ                    | Steady workload rate                        |
| w        | processes per experiment                    | $\eta$               | Pulse workload spread                       |
|          | Total number of requests<br>per worker task | π                    | Burst workload pinch                        |
| t        | Load timeline (inapplic-                    | $\Pr(send)$          | Probability master issues a work request    |
|          | able for Steady workload)                   | $\Pr(\mathit{recv})$ | Probability master dequeues a work response |
| (a) Mast | er-worker model parameters                  | (b) Workle           | bad and reactiveness parameters             |

**Table 4 BenchCRV** configurable parameters for generating master-worker models and workloads

**Burst** models scenarios where the SuS is stressed due to load spikes. The Burst workload is configured by the *pinch* parameter  $\pi$ , which controls the concentration of the initial load burst. Bursts are modelled on a Log-normal distribution with  $\mu = \ln(m^2/\sqrt{p^2 + m^2})$  and  $\sigma = \sqrt{\ln(1 + p^2/m^2)}$ .

Tbl. 4 summarises the parameters used to generate master-worker models (4a) and workloads (4b). Fig. 13 shows examples of the Steady, Pulse, and Burst workloads for a loading timeline of t = 100. These benchmarks are set with n = 500k workers and w = 100work requests per batch. The Steady workload is configured with  $\lambda = 5$ k, Pulse with  $\eta = 25$ , and Burst with  $\pi = 100$ .

Systems respond to load at different rates, e.g. due to the computational demand of tasks, 1458 IO, etc. BenchCRV simulates such phenomena via the parameters Pr(send) and Pr(recv). 1459 Pr(send) controls the probability that the master allocates requests to workers; Pr(recv)1460 determines the probability that work responses received by the master are dequeued and 1461 acknowledged. Sending and receiving are turn-based and modelled on a Bernoulli trial [121]. 1462 The master picks a worker from its Work queue. It then draws a random number X from 1463 a uniform distribution on the interval [0,1] and sends a work request when the Bernoulli 1464 trial succeeds, *i.e.*,  $X \leq \Pr(send)$ . The master decrements the work request counter for that 1465 worker and keeps sending requests to the same worker by drawing the next X until the 1466 Bernoulli trial fails, *i.e.*, X > Pr(send), or the request counter reaches 0. If a Bernoulli trial 1467 fails on the first request-sending attempt, the worker misses its turn, and the next worker 1468 in the Work queue is picked. The master dequeues work responses it receives from workers 1469 using the scheme described. It repeatedly dequeues one response per successful Bernoulli 1470 trial, *i.e.*,  $X \leq \Pr(recv)$ , until the trial fails or the Receive queue is empty. The master signals 1471 workers to terminate once it acknowledges their work responses. 1472

The developers of BenchCRV establish that adjusting Pr(send) = Pr(recv) = 0.9 yields SuS models that emulate *realistic* web-server response times. We use these recommended values in our experiments of sec. 5. Readers are referred to [7] for details.

### 1476 C.3 BenchCRV messaging model

The master-worker models that BenchCRV generates use a simple protocol to track the work requests allotted to different workers. Workers are initialised with IDs, which we denote by the placeholder Id, which enable the master to track the progress of *tasks* assigned. Each worker task comprises a sequence of work requests, *NumReqs*. The value of *NumReqs* for all workers is initially set to the value of the batch parameter w; see tbl. 4a. Work requests



**Figure 12** Centralised and RIARC monitoring arrangement on the master M and workers  $W_i$ 

in a task are assigned a unique sequence number, ReqNum, where  $1 \le ReqNum \le NumReqs$ , that identifies each request sent to a worker. The master process relies on ReqNum to determine when a task assigned to a particular worker is completed. A worker task completes when ReqNum = NumReqs, whereupon the master sends a special termination message to the worker. The triple  $\langle Id, ReqNum, NumReqs \rangle$  used in BenchCRV uniquely identifies work requests and responses in the system. BenchCRV relies on four messages to emulate work between the master and worker processes:

<sup>1489</sup>  $\langle Pid_{M}, \langle chunk, \langle Id, ReqNum, NumReqs \rangle \rangle \rangle$ . Work request message that the master sends to the worker.

<sup>1491</sup>  $\langle Pid_{M}, \langle \text{term}, \langle Id, ReqNum, NumReqs \rangle \rangle \rangle$ . Termination message that the master sends to <sup>1492</sup> the worker once the task is complete, *i.e.*, when ReqNum = NumReqs.

 $| 493 = \langle Pid_{W}, \langle ack, \langle Id, ReqNum, NumReqs \rangle \rangle \rangle.$  Work response message that the worker sends to the master.

 $| 495 = \langle Pid_{W}, \langle end, \langle Id, ReqNum, NumReqs \rangle \rangle \rangle.$  Completion message that the worker sends to the master when the last work request in a task is processed, *i.e.*, when ReqNum = NumReqs.

# 1497 C.4 Experiment set-up

Our empirical evaluation of sec. 5 configures benchmarks to monitor the master process 1498 and each worker that the master spawns. Fig. 12 overviews the arrangements of centralised 1499 and RIARC monitoring; inline monitoring follows that of fig. 1a. Inline monitoring uses the 1500 tool of [3, 4] to instrument the master and worker components in BenchCRV statically. The 1501 resulting modified code is then run in benchmarks. Centralised and RIARC monitoring rely 1502 on the EVM tracing to gather events without modifying the BenchCRV code. Our centralised 1503 monitoring benchmarks utilise detectEr [75, 16, 17, 15, 73, 40] to collectively instrument the 1504 master and every worker process with one central monitor. This central monitor, labelled 1505  $T_C$  in fig. 12a, analyses all the trace events gathered. The benchmarks set up with RIARC 1506

| Platform    | Concurrency               | Schedulers | Workers $\boldsymbol{n}$ | Request batch $\boldsymbol{w}$ | $\approx$ Messages | $\approx {\rm Messages/s}$ |
|-------------|---------------------------|------------|--------------------------|--------------------------------|--------------------|----------------------------|
| $P_{\rm E}$ | $C_{\rm H}$               | 4          | 100k                     | 100                            | $20\mathrm{M}$     | 162k                       |
| D           | $C_{\rm H}$               | 16         | 500k                     | 100                            | 100M               | 218k                       |
| ГG          | $\mathrm{C}_{\mathrm{M}}$ | 10         | 5k                       | 10k                            | 100M               | 382k                       |

**Table 5** Benchmark configurations and message throughput at maximum Steady workloads

#### 23:44 Runtime Instrumentation for Reactive Components

monitoring instrument the master and worker processes with identical monitor replicas, asillustrated in fig. 12b.

Tbl. 5 summarises all our experiment configurations from sec. 5.2. The table includes 1509 the mean throughput of work request and response messages exchanged between the master 1510 and worker processes under the Steady workload at its maximum. This maximum workload 1511 is at 100k workers for the high concurrency scenario  $C_{\rm H}$  on platform  $P_{\rm E}$ , and at 500k 1512 workers for the high  $C_H$  and at 5k workers for the moderate concurrency scenario  $C_M$  on 1513 platform  $P_{G}$ . It is worth underscoring that the high and moderate concurrency settings 1514 used on platform  $P_G$  yield an approximate number of messages in the master-worker models 1515 generated by BenchCRV. However, the throughput of 328k messages/s generated by  $C_M$  is 1516  $\approx 76\%$  higher than that of  $C_{\rm H}$  at 218k messages/s. This gap in throughput stems from the 1517 task batch size w, which controls the number of requests the master issues to each worker. 1518  $C_H$  and  $C_M$  assess two facets of inline, centralised, and RIARC instrumentation: 1519

**Stress handling**  $C_H$  stresses each instrumentation method by inducing intense concurrency. The master provokes stress by spawning large numbers of workers (n = 500k) continually during benchmark runs. Combined with the short worker lifespan due to modest request processing (w = 100), this induces constant dynamic changes in the master-worker model. Intense concurrency tests the ability of RIARC to reorganise the tracer DAG topology and how this affects runtime overhead.

**Throughput handling**  $C_M$  studies how instrumentation copes with high message throughput. The master creates comparatively fewer workers (n=1k), which engage in computationally long tasks (w=100k). Most workers are spawned in the first stages of benchmark runs and produce master-worker models exhibiting milder concurrency where workers terminate less frequently. Milder concurrency tests how RIARC operates in stabler conditions and how the infrequent trace event routing and tracer reconfigurations affect runtime overhead. Sec. 5.5 shows that inline and RIARC monitoring deliver similar results in these scenarios.

<sup>1533</sup> We reshape the stress and throughput factors described using the Steady, Pulse, and <sup>1534</sup> Burst workload profiles (see app. C.2). This variation increases our benchmark coverage <sup>1535</sup> and, in turn, the generality of our conclusions drawn from the results. Fig. 13 visualises the <sup>1536</sup> Steady, Pulse, and Burst workloads for the high concurrency scenario  $C_H$  with 500k workers <sup>1537</sup> for each of the *ten* benchmark runs we use in experiments.



**Figure 13** Steady, Pulse and Burst workloads distributions of 500k workers sustained for 100s

# 1538 C.5 Precautions

The following precautions minimise the biases in our benchmarks and enhance the repeatability of our empirical evaluation presented in sec. 5.

# <sup>1541</sup> C.5.1 Repeatability

centralised monitoring.

1582

Data variability affects the repeatability of experiments [69]. The coefficient of variation (CV) [57], *i.e.*, the ratio of the standard deviation  $\sigma$  to the mean  $\bar{x}$ , can be used to empirically establish the minimum number of experiment repetitions needed to obtain representative data. We denote this number by the variable m. The CV is calulated using  $CV = \sigma/\bar{x}$ .

We choose the minimum value of m for our experiments as follows. First, we calculate 1546 the CV for the *first* batch of experiments for an initial number of repetitions m. This result, 1547 cv, is then compared to the CV calculation for the *next* batch of experiment repetitions, 1548 m'. The value m' increments the number of benchmark repetitions to take by some batch 1549 offset value b, *i.e.*,  $m' \leftarrow m + b$ . We denote the CV obtained from the new calculation over m'1550 repetitions as cv'. The value cv is subtracted from cv': if the difference is sufficiently small 1551 for some error threshold  $\epsilon$ , the former number of repetitions, m, is selected. Otherwise, we 1552 repeat this procedure, setting  $cv \leftarrow cv'$  and calculating the new CV value, cv', for the next 1553 batch increment,  $m'' \leftarrow m' + b$ . Crucially, the condition  $(cv' - cv) < \epsilon$  must hold for all the 1554 variables measured in the experiment before m can be fixed. We perform these calculations 1555 to determine the number of benchmark repetitions used in sec. 5. 1556

We also seed the Erlang pseudorandom number generator to minimise the data variability between experiments. Fixing the randomisation seed replicates the same workloads in all our experiments, making them repeatable. The upshot is that it requires fewer benchmark repetitions before the response time, memory consumption, and scheduler utilisation gathered by BenchCRV converge to an acceptable CV. Note that fixing the seed still permits our master-worker models to enjoy a degree of variability, which stems from the interleaved execution of processes due to scheduling.

# 1564 C.5.2 Centralised and decentralised monitoring

RIARC projects the global trace into partitions that reflect the *local* execution at SuS processes. 1565 It exploits the natural tree relationship induced by process spawning to create trace partitions, 1566 as sec. 2.1 remarks. By contrast, centralised monitoring gathers process events as one global 1567 trace sequence capturing the overall SuS behaviour. Existing work [47, 126] shows how 1568 a global trace can be efficiently sliced to recover trace partitions via a technique called 1569 parametric trace slicing (PTS). PTS generates the same local view of the SuS process 1570 execution induced by RIARC. Our centralised monitoring set up with detectEr employs PTS. 1571 Its implementation consists of a specialised singleton monitor that dynamically demulti-1572 plexes the incoming stream of trace events. The projection relies on the PID carried by trace 1573 events, *i.e.*,  $e.i_s$  in tbl. 1a of sec. 2.1, to direct them to corresponding local monitors. PTS 1574 enables us to reuse the monitors from our benchmarks with inline and RIARC monitoring. 1575 One crucial benefit of monitor reuse is that the same RV analysis logic is executed by the 1576 outline, inline, and RIARC monitors in our experiments, eliminating biases. The central 1577 monitor maintains a *monitor map* indexed by this PID to access the associated monitors 1578 efficiently and delegate the RV analysis. Our central monitor implementation ensures that 1579 every local monitor is created when needed and removed when its RV analysis completes. 1580 This measure guarantees the lowest possible overhead and does not bias our results against 1581

#### 23:46 Runtime Instrumentation for Reactive Components

The function ANALYSEEVT( $\varsigma_{\rm M}, e$ ) conducts the RV analysis. ANALYSEEVT takes a monitor signature,  $\varsigma_{\rm M}$ , and reduces it by repeatedly applying it to the next event e from a sequence of trace events. Each application,  $\varsigma_{\rm M}(e_i)$ , returns the *new* monitor state  $\varsigma'_{\rm M}$ , which is used for the next reduction,  $\varsigma'_{\rm M}(e_{i+1})$ , and so forth. ANALYSEEVT *stops* reducing  $\varsigma_{\rm M}$  when one of two conditions hold:

- Verdict flag signals that the RV monitor accepts or rejects the behaviour of the SuS process
  based on the events analysed. We refer interested readers to [21, 15, 73] for an introduction
  to RV monitoring.
- **End of partition** informs the RV monitor that there are *no* further trace events to analyse for the SuS process. The end of the partition is marked by the  $\star$  event.

Either condition terminates the RV analysis, whereupon the monitor becomes stale. Sec. 3.6 overviews how stale monitors are disposed of when tracers are garbage collected.

In our empirical experiments, we use the sequence numbers carried by BenchCRV work request and response messages to ensure trace soundness; see app. C.3. Our specialised monitor signature  $\varsigma_{M}$  maintains an internal offset to assert the trace event number, *ReqNum*, expected next. Monitors also confirm that the trace is reported in its entirety. We rely on *NumReqs*, which is used by BenchCRV worker processes to detect that all the work request messages from their respective batches are delivered to them. These basic checks guarantee that the trace event sequences monitors receive are *complete* and *consistent* per def. 1.

# 1602 C.6 Further results

<sup>1603</sup> We include further data plots supporting our conclusions of sec. 5.

# 1604 C.6.1 Monitoring overhead

Fig. 14 shows the overhead induced by centralised, inline, and RIARC monitoring. Charts include the overhead for the three monitoring methods under the Pulse workload to complete our findings from sec. 5.4.2. We recall that the *runtime monitoring* overhead combines the instrumentation and slowdown due to the RV analysis. Sec. 5.3 establishes this RV slowdown at  $\approx 5\mu$ s per analysed trace event in our experiments. The slowdown stems from the runtime checking that our monitors perform to ensure that the trace event sequences reported by the instrumentation are sound, def. 1; see also app. C.5.2.

As fig. 8 from sec. 5.4.2, fig. 14 demonstrates that centralised monitoring crashes in 1612 our experiments (marked by  $\times$  in plots) when the Pulse workload is applied. The dumps 1613 recovered from crashes indicate that centralised monitoring fails for the reasons given in 1614 sec. 5.4.2. These plots also confirm that inline and RIARC monitoring are not afflicted by the 1615  $\approx 5 \mu s$  RV analysis slowdown. We emphasise that RIARC induces almost comparable latency 1616 to inline monitoring even under the Pulse workload. Fig. 14 (top right, middle) puts the 1617 latency at 212ms for inline monitoring vs. 538ms for RIARC at a peak Pulse workload of 1.7k 1618 workers/s. The difference of 326ms between the two methods is lower than the 454ms gap 1619 calculated for the Burst workload in sec. 5.4.2. 1620

The plots in fig. 14 (bottom) exhibit high scheduling utilisation: a byproduct of the limited number of scheduling threads (4) available on the edge-case platform  $P_E$ . Our plots in app. C.6.2 for experiments conducted on the general-case platform  $P_G$  show that the scheduler utilisation is drastically reduced when using 16 scheduling threads. This reduction is exhibited even under the maximum workloads of  $\approx 200$  M trace events, which is five times higher than the  $\approx 40$  M workload used in fig. 14. Inline, and in particular, RIARC monitoring,



Figure 14 Instrumentation and RV monitoring overhead gap (high workload, 100k workers)

benefit from the added scheduling capacity to scale accordingly. Centralised monitoring doesnot exhibit this behaviour; see app. C.6.2 for details.

# 1629 C.6.2 Scaled set-up

Our experiments on platform  $P_E$  study how centralised, inline, and RIARC monitoring behave in edge-case situations where the memory is constrained, and the possibility of parallelism is limited; see app. C.6.1. The next set of experiments confirms that the same behaviour observed on platform  $P_E$  for the three monitoring methods is preserved in general cases. These benchmarks are conducted on the general-case platform  $P_G$  and use n = 500k workers, w = 100 requests per worker, and 16 scheduling threads.

Fig. 15 completes our view of instrumentation and runtime monitoring overhead given in fig. 8 from sec. 5.4.2. The memory consumption and scheduler utilisation plots of fig. 15 (bottom) magnify the bottleneck that afflicts centralised monitoring in fig. 8 of sec. 5.4.2. In the latter benchmarks taken on the edge-case platform  $P_E$  with 100k workers, centralised monitoring plateaus to a mean scheduler utilisation of  $\approx 31.8\%$  at the  $\approx 50$ k workers mark before eventually crashing. By comparison, the plots in fig. 15 show this to be at  $\approx 4.7\%$  at the



#### 23:48 Runtime Instrumentation for Reactive Components

**Figure 15** Instrumentation and RV monitoring overhead gap (*high* workload, 500k workers)

same workload of 50k workers. This drop in scheduler utilisation for centralised monitoring stems from two reasons. First, the central monitor is limited in its use of the scheduling resources offered by platform  $P_G$  due to the sequential processing of trace event messages. Second, the mean scheduler utilisation in this set-up is calculated over 16 scheduling threads.

Sec. 5.4.2 reports higher scheduler utilisation values on the edge-case platform  $P_E$  because 1646 the EVM scheduling is limited to 4 threads; processes on  $P_{\rm G}$  are spread across more schedulers. 1647 The added parallelism gained through the extra 12 scheduling threads on platform  $P_{\rm G}$  permits 1648 workers to increase the message throughput in the corresponding master-worker models. For 1649 instance, the throughput of 162k messages/s with 100k workers under the Steady workload is 1650 raised to 218k messages/s in the benchmarks using 500k workers; refer to tbl. 5. This higher 1651 message throughput exacerbates the stress on the central monitor. We emphasise that the 1652 absence of crashes in the plots of fig. 15 is attributable to the considerable memory provided 1653 by the general-case platform  $P_G$  rather than by the ability of centralised monitoring to cope 1654 with high workloads. Fig. 15 indicates that the continued increase in memory consumption 1655 eventually leads to failure when the memory capacity is exceeded. 1656

Inline and RIARC monitoring enjoy the ample resources of platform  $P_E$ , scaling accordingly. This scalability manifests as conservative memory consumption and higher scheduler



**Figure 16** Inline and RIARC monitoring resource usage (*high* workload, 500k workers)

utilisation. Readers may notice the response time gains of centralised monitoring over inline 1659 and RIARC monitoring in fig. 15. We attribute this to very different reasons. The RV analysis 1660 slowdown causes the response time degradation in the case of inline monitoring. The latency 1661 overhead RIARC induces on our master-worker models is a byproduct of outline monitors, 1662 which compete for the same pool of scheduling threads used by worker processes. Under 1663 fair execution [137], workers reside in the EVM waiting queues for longer periods, impacting 1664 their ability to respond to work requests promptly. Fig. 8 in sec. 5.4.2 exhibits analogous 1665 behaviour. We conjecture that the response time for RIARC monitoring drastically improves 1666 in less extreme scenarios to those used for our benchmarks, which instrument *every* worker 1667 process in the model (see sec. 5.3). 1668

# 1669 C.6.3 Resource usage

Sec. 5.4.3 gives an alternative view that studies the overall monitoring overhead—from the point of SuS launch until monitors complete their RV analysis. We supplement those results, showing that centralised monitoring is not scalable, whereas inline and RIARC monitoring leverage the extended processing capacity provided by the general-case platform  $P_{\rm G}$ .

Fig. 16 complements fig. 9 in sec. 5.4.3, showing that inline and RIARC monitoring display elastic behaviour under Pulse workloads, too. Figs. 17 and 18 put the *same* plots of figs. 9 and 16 into the context of centralised monitoring. The former plots attest to the vast amounts of memory centralised monitoring consumes. They also highlight its lack of elasticity, where the memory consumption patterns are insensitive to the workload profile applied.

The sequential operation of the central monitor protracts the time taken for the RV analysis to complete. Such delays may render centralised monitoring inapplicable to cases where the RV set-up depends on timely detections, as in online monitoring. For instance, the

# 23:50 Runtime Instrumentation for Reactive Components



**Figure 17** Centralised, inline, and RIARC monitoring resource usage (*high* workload, 500k workers)



**Figure 18** Centralised, inline, and RIARC monitoring resource usage (*high* workload, 500k workers)

benchmark runs captured in fig. 17 respectively take  $\approx 862\%$  and  $\approx 843\%$  longer to finish executing under the Steady and Burst workloads, when compared to the baseline system.



**Figure 19** Centralised, inline, and RIARC monitoring scheduler load (*high* workload, 500k workers)

Inline and RIARC monitoring terminate quicker under the same workloads. Inline monitoring registers an execution duration overhead of  $\approx 1\%$  and  $\approx 31\%$  w.r.t. baseline system in fig. 17 (bottom). RIARC monitoring prolongs the execution further, at  $\approx 73\%$  and  $\approx 85\%$  under the Steady and Pulse workloads. Fig. 18 for the Pulse workload shows analogous behaviour.

Fig. 9 of sec. 5.4.3 and fig. 16 unify the scheduler utilisation values by averaging over 1688 the 16 scheduler threads used in our general-case benchmarks on  $P_{\rm G}$ . Scheduler oscillations 1689 with high peaks suggest simultaneous use of the scheduling threads. The absence of peaks in 1690 figs. 17 and 18 (bottom) for centralised monitoring results from the single-threaded monitor 1691 that cannot utilise other unoccupied EVM threads. Fig. 19 records the load on the individual 1692 EVM scheduling threads  $(S_1 \text{ to } S_{16})$  for the centralised and RIARC monitoring benchmark 1693 runs of fig. 17. The scheduler plots indicate even load distribution amongst the available 1694 threads for RIARC (top) under the Steady and Burst workloads. Even load distribution is 1695 consistent with the mean scheduler utilisation plots shown in fig. 17 for RIARC monitoring. 1696 By contrast, the load distribution for centralised monitoring in fig. 19 (bottom) becomes 1697 principally concentrated on scheduler threads  $S_1$  and  $S_2$  once the master and worker processes 1698 terminate. This behaviour is responsible for the right skew (i.e., the right 'tail') in the 1699 scheduler utilisation plots of figs. 17 and 18 (bottom), which prolongs the execution of our 1700 centralised monitoring benchmarks. 1701

# 1702 C.6.4 Moderate concurrency systems

Tbl. 3 in sec. 5.5 summarises the percentage overhead due to inline and RIARC monitoring w.r.t. the baseline system under the Steady and Burst workloads. These results are given on the general-case platform  $P_G$  at *maximum* workloads with 500k workers (high concurrency,  $C_H$ ) and 5k workers (moderate concurrency,  $C_M$ ). Fig. 20 plots the results of *all* ten



#### 23:52 Runtime Instrumentation for Reactive Components

**Figure 20** Inline and RIARC monitoring overhead gap (*high/moderate* workload, 500k/5k workers)

benchmark runs. The master process in our  $C_H$  spawns substantially more worker processes than the master on  $C_M$  in each corresponding benchmark run. These differences make the experiments on  $C_H$  and  $C_M$  incomparable in the number of processes created in a benchmark. For this reason, we use the benchmark run number (*x*-axis) to compare the overhead measured on  $C_H$  and  $C_M$  in fig. 20. We recall that the benchmarks on  $C_H$  and  $C_M$ generate an approximate volume of trace event messages.

Fig. 20 (bottom) registers negligible changes in scheduler utilisation between  $C_{\rm M}$  and 1713  $C_{\rm H}$  for inline monitoring. Inline monitoring reduces its consumption of memory in our 1714 experiments with  $C_M$ . We attribute this to the lower number of workers BenchCRV creates 1715 relative to the models with  $C_{\rm H}$ . This change lowers the strain on the master process 1716 induced by the constant spawning of workers throughout benchmark runs, which shrinks 1717 the memory footprint of the generated master-worker models. RIARC benefits from these 1718 moderately-sized master-worker models, as the memory consumption plots in fig. 20 (middle) 1719 indicate. However, most of the memory gains RIARC shows ensue from the fewer trace event 1720 routing and tracer reconfigurations it needs to perform compared to our experiments with 1721 concurrency scenario  $C_{\rm H}$ . As a result, inline and RIARC monitoring consume comparable 1722 amounts of memory. RIARC recruits more scheduler capacity,  $\approx 6.4\%$  vs.  $\approx 4.2\%$  of inline 1723

#### Aceto et al.

monitoring under both the Steady and Burst workloads. This slight  $\approx 2.2\%$  increase in scheduler utilisation enables RIARC to optimise the latency, bringing it *on par* with the latency induced by inline monitoring.